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Abstract
Attributed to the superior electrical and thermal properties, wide band gap
semiconductors have been considered as the next generation electronic ma-
terials, among which 4H-SiC is the most mature technology. Even though,
currently wide band gap devices are still not widely adopted, mainly due to
the much higher cost compared with conventional Si devices. Large area 3C-
SiC wafer grown directly on Si substrate is considered as one of the approach
to make wide band gap materials more cost attractive. As such, this the-
sis is focused on the developments of fabricating semiconductor devices on
3C-SiC/Si materials.
A degenerate wide band gap semiconductor is a rare system. In general,
dopant energy levels lie deeper in the band-gap and carriers freeze-out even
at room temperature. Nevertheless, we observed that heavily doped n-type
degenerate 3C-SiC lms are achieved by nitrogen implantation level of 61020
cm-3 at 20 K. Free donors are found to saturate in 3C-SiC at 7  1019 cm-3
and fully thermally ionized at 150 K. Ohmic contacts (Ti/Ni bilayer) were
manufactured on these implanted 3C-SiC surface and the electrical character-
isation revealed the unique accumulation-type metal-semiconductor interface.
As-deposited Ti/Ni Ohmic contact was obtained with low contact resistivity
around 210 5 
.cm2 and even lower contact resistivity approaching 110 6

.cm2 was achieved by performing a post metallisation annealing at 1000C
for 1 min after the contact deposition.
Both lateral MOS capacitors and lateral MOSFETs were fabricated on 3C-
SiC(001)/Si wafers to study the 3C-SiC/SiO2 interface. Oxidation tempera-
ture above 1200C turned out to have negligible inuence on the nal MOS-
FET peak channel mobility. O2 dry oxidised MOSFETs readily have a rela-
tively high mobility around 70 cm2/V.s while a N2O post oxidation annealing
further increases it to 90 cm2/V.s. LDMOSFETs were fabricated on 3C-
SiC(001)/Si wafers. Despite of the low current density of 1.37 A/cm2, it is still
more than 10 times higher than the 4H-SiC reference device. Finite element
simulation demonstrated that the 3C-SiC/Si lateral device current density can
be greatly increased (above 3 times) using novel RESURF structures.
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Chapter
1 Introduction
In spite of two world wars, the last century still witnessed the biggest science and technol-
ogy leap ever in human history. The fashion in which people live today is nothing like it
was a century ago: automobiles instead of horse-powered wagons, telephones and emails
instead of hand-written letters, and so on. Modern life style is supported by the invisible
yet enormous engineering systems. Electricity powers countless domestic and industrial
systems nowadays and represents the highest level of human attainment. Electrication is
considered, by many, as the most important engineering achievement in 20th century [1].
However,electricity barely exists in nature and the huge amount of electricity keeping
modern civilisation active every day is converted from other primary energy sources on
earth.
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1.1 Energy Crisis and Global Warming
From year 1900 to 2000 the world annual energy consumption increased by a factor of
10 [2], and this increasing demand was mainly met by fossil fuels (coal, oil or natural gas),
which can be simply burned to extract the energy chemically contained. The high energy
density and considerable large stocks made fossil fuels the most aordable, thus most
popular energy source. Right now the global energy system is still massively dependent
on fossil fuels, even though they are well known as non-renewable. The creation of fossil
fuels took millions of years, clearly not matching up with the continuously increasing
global energy demand, pushed by both population growth and modernisation of develop-
ing countries. It is therefore reasonable to believe that one day, the fossil fuel reserves
on earth will run out and serious consequences will follow if we fail to nd an alternative
energy source before that. The \Energy Crisis" so it is called, a word frequently heard in
the beginning of 21st century. Despite some up and downs in the history, the global oil
price has seen a continuous increase, although there are debates that the reasons behind
may be more politics related.
The energy crisis raises public concerns on continue using fossil fuels, whereas environ-
mental issues may lead to the real end of it. Since the mid-20th century, it was observed
that there had been an increase in global mean temperature, known as \Global Warming",
which is directly related to the rise of greenhouse gas concentration in atmosphere. From
year 1750 to 2015, concentration of CO2 in atmosphere increased 40% [3]. It is generally
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accepted that human activities, particularly fossil fuel combustion whose main product is
CO2, had caused this global warming [4]. To prevent catastrophic climate change, there
had been warnings from environmental scientists that by 2050, the global greenhouse gas
emission needs to drop 40% compared with the current level [5], and eorts are urgently
needed towards a low carbon society. The EU is targeting an 80% reduction of CO2
emission by 2050 compared with 1990 levels by stepping down gradually: 40% by 2030
and 60% by 2040 [6]. Such targets are impossible as long as fossil fuels remain as primary
energy sources. Alternative energy sources such as wind, solar, tidal, hydro and nuclear
were extensively studied in the past several decades. Today many places of the world
have put them into use, contributing to the global energy usage, even though still a small
portion yet getting bigger every day.
1.2 Power Electronics in a More Electric Society
Once in the electrical form, energy can be converted to do mechanical work with high
eciency generally above 90%. More importantly, this conversion process is emission free:
electricity is as clean as what it is generated from. The low carbon society proposed by
most organisations and governments requires an upgrade of the current electricity grid.
A \Smart Grid" as many call, in which carbon-free or very low-carbon power plants are
connected to almost all society sectors such as transportation, industry, and agricultural.
In short words, everything can be electrical should be electrical, namely a more electric
3
society. Power electronics has been one of the most important parts in the existing energy
chain, fullling its responsibility whenever an electrical energy conversion is required. In
power electronics systems, semiconductor devices are switched to process electrical energy,
thus also called power devices to be dierent from their roles in microelectronics, where
electrical information is processed instead. A more electric society will bring a huge change
in the power electronics industry, which is entering a new territory that used to be ruled
by heat engines as seen in Figure 1.1. Of course, opportunities are usually accompanied
by challenges. Potential applications now are expanding beyond 10 kV and 1 kA for some
very heavy duty jobs that are out of the reach of most power devices currently on the
market.
Figure 1.1: Expanding range of power devices applications [7].
4
1.3 Silicon Carbide instead of Silicon
Figure 1.2: A comparison of Si, SiC, and GaN relevant material properties [8].
Silicon (Si) has dominated the electronics industry ever since it was born. In power
electronics area, nearly all commercial power devices are made of Si nowadays. How-
ever, due to the target of a more electric society as mentioned earlier, there has been a
continuously increasing demand of power devices working in more harsh conditions such
as higher power, higher temperature, higher frequency or even higher radiation, some of
which are well beyond the physical limits of Si. For the rst time, the position of Si is
challenged by some other materials, most of which have a larger bandgap than Si, thus
called Wide Band Gap (WBG) semiconductors, including Silicon Carbide (SiC), Gallium
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Nitride (GaN) and diamond. SiC is the most promising candidate at the moment. With
more than twenty years of developments, SiC technology is most mature among WBG
semiconductors with commercial devices readily on market [9, 10]. A comparison of the
mostly considered material properties for designing power devices is shown in Figure 1.2,
which clearly demonstrates the electrical advantage of SiC over Si and its thermal advan-
tage over GaN. And most importantly, SiC is the only WBG semiconductor with SiO2 as
the natural oxide. SiO2 is used extensively in power devices as an insulator, a dielectric
and diusion barrier [11].
Power electronics system will benet a lot from adopting SiC devices. For example,
power inverters composed of Si Insulated Gate Bipolar Transistors (IGBT) and fast re-
covery PiN diodes are most commonly used for electric vehicles currently on markets [12].
Generally these devices work at 600-1200 V with current density around 100 A/cm2,
and have maximum operational junction temperatures of 150C to 200C depending on
the package technology [13]. The high voltage demand favours the use of IGBT instead
of metal-oxidesemiconductor-eld-eect transistor (MOSFET) as power switches, mainly
because of the fact that MOSFETs on-state resistance (namely conduction losses) in-
creases quickly with the blocking voltage. IGBTs do not have this limitation thanks
to the bipolar conductivity modulation eect [14]. Usually, unipolar devices such as Si
MOSFETs and Schottky diodes are only used for applications with voltage demand lower
than 200 V [15]. On the other hand, however, high reverse recovery currents of IGBT and
PiN diodes limit the inverter switching frequency to below 25 kHz [16], much lower than
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the hundreds of kHz achievable by MOSFETs. SiC MOSFETs and Schottky diodes can
greatly upgrade the inverter eciency. For a 55 kW rated inverter, just by replacing the
Si freewheeling diodes with SiC Schottky diodes, the whole drive system can see a 10-30%
reduction in energy losses [17], which means less cooling requirements namely smaller size,
higher power density (W=Litre). Power density is one of the most important parameters
in power electronics design for mobile environments such as vehicles, trains and aviation.
Cost, on the other hand, is currently what hinders the wide application of SiC power
devices. Size of semiconductor wafers used for devices fabrication is the key indicator of
cost. Manufacturing cost changes little between dierent wafer sizes, while larger diameter
wafer yields more devices, consequently lower cost per device, as can be described by
Equation 1.1 below:
Cost=device =
Wafer cost + Manufacturing cost
Number of devices per wafer
(1.1)
Nowadays, in industry SiC usually refers to 4H-SiC, which has been most studied so
far mainly due to the availability of high quality commercial wafer substrates. With years
of development, 150 mm diameter 4H-SiC wafers have recently been demonstrated by the
industry [18], who potentially can reduce 4H-SiC devices cost by half. Even though, its
cost disadvantage is still obvious in comparison with Si devices fabricated on 200 mm or
even larger wafers, not to mention that 4H-SiC wafers themselves are also much more
expensive, because of the much higher thermal budget [19] and a new fabrication line to
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deliver it. Surely 4H-SiC devices can be made smaller for the same power level, namely
higher power density, attributed to its superior electrical properties, this compensation
does not change the fact that 4H-SiC still cannot compete with Si in terms of cost.
The cost concerns, however, potentially can be solved by growing 3C-SiC, another SiC
polytype, directly on large area Si wafers, by which cost per device can be greatly reduced.
Growth of 3C-SiC on Si had been in research for years and 150 mm 3C-SiC wafer with
device fabrication feasibility was demonstrated in 2003 [20]. Recently, 300 mm single
crystal 3C-SiC wafer was also reported in labs [21]. These are all exciting news for 3C-
SiC power devices developments and provided great inspirations for the research carried
out here in University of Warwick, which will be demonstrated in this thesis.
1.4 Thesis Outline
In the next chapter, an introduction to 3C-SiC technology is made, including the material
properties, growth and defects. Physical characterisation results of the 3C-SiC/Si wafers
used in this work are discussed. Chapter 3 introduces the implantation and activation of
nitrogen heavily implanted 3C-SiC lms. The eects of activation annealing conditions are
systematically studied to check various parameters eects on the electrical properties of
resultant lms. Chapter 4 continues the work by fabricating low resistivity Ohmic contacts
on the implanted 3C-SiC lms. The electrical and physical properties of the fabricated
3C-SiC Ohmic interface are analysed using various tools, with a focus on the carrier
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conduction mechanism. In Chapter 5, a thorough study on the 3C-SiC/SiO2 interface
is conducted by fabricating MOS capacitors on n-type 3C-SiC epilayers. Investigations
were made to explore the eects of dierent oxidation conditions including temperature
and precursor gas selections. The results are then fed into the fabr ication of lateral
MOSFETs on 3C-SiC/Si wafers as is demonstrated in Chapter 6. Both long channel
lateral MOSFETs and LDMOFETs are manufactured for channel mobility and forward
conducting evaluations, respectively. Finally, Chapter 7 discusses the potential use of
3C-SiC/Si technology in power ICs.
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Chapter
2
3C-SiC Properties, Growth and
Characterisation
This chapter provides an overview of the physical and electrical properties of 3C-SiC. The
diculties in growing 3C-SiC on Si are then discussed and the latest growth techniques
are introduced. In the end, a short summary is provided for the physical characterisation
of 3C-SiC/Si wafers used in this study.
2.1 SiC Polytypes
As a compound semiconductor, SiC is dierent from Si that it consists of two elements,
and they always bond to each other rather than self-bonding. Each carbon atom is bonded
to four silicon atoms, and in turn each silicon atom bonded to four carbon ones, both in
a tetrahedral fashion. The same Si-C bond, however, leads to two possible lattice cells.
One is hexagonal as shown in Figure 2.1a, most SiC polytypes have this structure and
are called -SiC, apart from 3C-SiC, who has a cubic lattice (Figure 2.1b) and is called
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-SiC.
Figure 2.1: Hexagonal (a) and cubic (b) SiC lattice, dark spheres represent Si and light
ones are C [22].
Considering each Si-C bond as one unit, the 2D top view of Figure 2.1a and 2.1b can
then be illustrated in Figure 2.2, where each circle represents a Si-C unit. If position A is
the rst layer layout, subsequently the layer above it can fall into two possible positions,
B and C as indicated. If it is position B, then the third layer again has two options,
position C or back to position A, and this continues with the stacking of more layers.
These variations lead to more than 250 SiC polytypes [23], among which three (3C-SiC,
4H-SiC and 6H-SiC) are identied as most suitable substrate candidates for power devices
fabrication. The number \3" in 3C-SiC represents the three bilayer periodicity from the
stacking elements of ABC shown in Figure 2.3 and the letter \C" refers to cubic. Similarly,
the number \4" and \6" in 4H- and 6H- represent periodicity of 4 and 6 layers respectively,
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and \H" refers to hexagonal.
Figure 2.2: The hexagonal packing of Si-C bilayer with three potential positions.
Figure 2.3: Stacking sequence of Si-C bilayer for 3C-SiC, 4H-SiC and 6H-SiC [24].
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Table 2.1: A summary of main electrical properties of Si, GaN and SiC at 300 K [25].
Properties Units Si 3C-SiC 6H-SiC 4H-SiC GaN
Bandgap (eV) 1.12 2.4 3.0 3.2 3.4
Critical eld (MV/cm) 0.25 2 2.5 2.2 3
Thermal Conduct. (W/cm.K) 1.5 3-4 3-4 3-4 1.3
Elec.Sat.Velocity (cm/s) 107 2:5 107 2 107 2 107 2:5 107
Electron mobility (cm2/Vs) 1350 1000 500 950 1000
Hole mobility (cm2/Vs) 480 40 80 120 30
Int.Carrier Conc. (cm-3)  1010  10  10 5  10 7  10 10
Dielectric constant None 11.9 9.7 9.7 9.7 9.5
2.2 Electrical Properties
For power devices fabrication considerations, the material electrical properties such as
bandgap (blocking voltage), thermal conductivity (operation temperature), bulk carrier
mobility (resistance) and carrier saturation drift velocity (switching speed) are crucial
factors. A summary of the main electrical properties of 3C-SiC is shown in Table 2.1, in
comparison with Si and some other WBG semiconductors.
The much lower intrinsic carrier density of SiC enables devices to operate at a junction
temperature above 600C [26] without signicant leakage currents concerns. More than
two times the thermal conductivity of Si and GaN makes sure that heat can be quickly
extracted from SiC substrates. Critical electric eld of SiC is 10 times higher than Si,
with some variations depending on the polytypes. Although 3C-SiC has a narrower band
gap (2.4 eV) than 6H-SiC (3.0 eV) and 4H-SiC (3.2 eV), it has the highest bulk electron
mobility thus lower electrical resistance. Also, the unique cubic lattice provides the most
isotropic electrical property, which is convenient from a fabrication point of view. Despite
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the lower electron mobility than Si, the much thinner drift region of SiC devices for a
same blocking voltage makes them much less resistive than the Si counterparts.
Figure 2.4: A general guide for the theoretical specic on-resistance of bulk Si, 3C- and
4H-SiC against the blocking voltage based on the one-dimensional unipolar
structure [27].
It is true that 3C-SiC is not as competitive as 4H-SiC in high voltage applications
targeting 10 kV and above. The device theoretical specic on-resistance is plotted in
Figure 2.4 against the blocking voltage for Si, 3C-SiC and 4H-SiC based on bulk prop-
erties. Conventional one-dimensional unipolar structures without contact corner eects
are assumed for the calculations in Figure 2.4, the depletion region width for specic-on
resistance estimation is the minimum required for the desired blocking voltage. It seems
to suggest that 4H-SiC outperforms 3C-SiC in all voltage ratings. This, however, may
not be the case for real devices, whose total resistance does not only come from the bulk
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region. In high voltage MOS devices design, the channel region does not contribute a
signicant fraction of the total resistance compared to the thick bulk drift region. For
low and medium voltage devices, however, channel resistance becomes an important con-
tributor to the total on-resistance. Figure 2.5 (blue dashed lines) shows how the specic
on-resistance of 4H-SiC commercial devices rated below 1200 V suer from high chan-
nel resistance, with the actual device on-resistance considerably higher than the unipolar
limit. 3C-SiC MOS devices, however, result in much lower channel resistance, and con-
sequently have some advantages in medium voltage (600-1200 V) applications. This is a
compelling advantage to fabricating 3C-SiC power devices in addition to the cost factor
mentioned before.
Figure 2.5: Specic on-resistance of commercial 4H-SiC devices compared to the
theoretical limit [28].
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2.3 Challenges for 3C-SiC Grown on Si
Regardless of the best MOS interface quality among all common polytypes, 3C-SiC power
devices are not available on market mainly due to the lack of commercial 3C-SiC wafers.
Behind the attractive facade of growing 3C-SiC on Si there are a few tricky issues. 3C-SiC
can be readily heteroepitaxial grown on Si wafers back to 1984 [29], but these lms suered
from a high density of planar defects, limiting their use for power devices. Most defects
are induced by the mismatch between two semiconductors:  20% in lattice constant and
 8% in coecient of thermal expansion (CTE) [30]. A strain energy accumulates at the
3C-SiC/Si interface due to the mismatch, while forming planar defects tends to partially
release this stress. These planar defects are generally in low energy levels thus quite
stable once formed. Previous studies on 3C-SiC epitaxy layers have identied two types
of defects as most important, namely stacking faults and anti-phase domains [31,32].
Figure 2.6: A schematic diagram of a stacking fault.
Stacking faults occur where the original stacking sequence of the Si-C bilayer is inter-
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rupted, such as ABC becoming ABA as seen in Figure 2.6. They act as current paths
and lead to the rise of leakage in device o-state. Theoretical calculations suggested that
the forming energy of stacking faults is negative in 3C-SiC [33], which explains why it is
so dicult to avoid them during the crystal growth stage.
Anti-phase domains are \killers" of power devices, less common than stacking faults
yet much more harmful. They are generated due to the alignment of a polar 3C-SiC
lm and a non-polar Si lm. In the initial growth stage, multi-nucleation of 3C-SiC
occurs since Si- and C- faces are simultaneously aligned in the [111] direction [34]. With
the growing process being carried on, nuclei with dierent polar face meet each other,
forming an anti-phase boundary as shown in Figure 2.7.
Figure 2.7: Schematic graph of anti-phase domains [35].
Another issue related to growing high quality 3C-SiC lm on Si substrate is the \bow-
ing". The lattice and CTE mismatch between Si and 3C-SiC causes the wafer to bow
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as seen in Figure 2.8, and since the 3C-SiC epilayer is usually much thinner than the Si
substrate, it is more signicantly aected. This obviously does not favour devices fabri-
cation and limits the 3C-SiC lm thickness because the strain increases with the epilayer
thickness.
Figure 2.8: Film bow caused by the 3C-SiC/Si interface strain and thick substrate [36].
The adoption of buer layers is a potential solution to the interface strain. Introducing
a SiO2 layer between 3C-SiC and Si, for example, is quite eective. During the growth
process at a relative high temperature above 1000C, the softened SiO2 layer shares some
of the interface stress going to the 3C-SiC lm. Highly oriented polycrystalline 3C-
SiC(111) lms grown on poly Si/SiO2/Si substrate were reported [37]. The extra poly
Si layer was deposited to achieve a better lattice match with 3C-SiC. In addition, it was
found that the thin poly-silicon layer (50 nm) eectively reduced the number of voids at
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heteroepitaxy interface [38]. Schottky diodes were made on polycrystalline 3C-SiC lm
grown on similar substrates (SiO2/Si) and achieved a breakdown voltage of 140 V, but
the leakage current was quite high as 1 mA/cm2 due to a high stacking faults density [39].
While being more economical and friendly to MEMS applications attributed to easily
obtained sacricial SiO2 layers, polycrystalline 3C-SiC grown on oxidized Si or other SOI
substrates are not very eective in reducing anti-phase domains and stacking faults, thus
not great for power devices fabrications.
2.4 Chemical Vapour Deposition
Planar defects are inherently far fewer in single crystal 3C-SiC lms, consequently growth
of single crystal 3C-SiC are of more interests. Variety of methods such as fast sublima-
tion [40,41] and solution growth [42,43] were reported. Some of them obtained high quality
single crystal lms with stacking faults density as low as 10-100 cm-1 [42]. Nevertheless,
none of them is able to produce large area 3C-SiC wafers suitable for industry scale fabri-
cations. As a result, although not the most convenient since usually higher temperature
and lower pressure than other methods are required, direct Chemical Vapour Deposition
(CVD) is still mostly preferred.
Figure 2.9 shows the layout of a typical induction heated horizontal CVD reactor.
Precursor gases (such as SiH4 and C3H8) are transported by the carrier gas (usually highly
puried H2), into the heated reactor containing a high temperature tolerant susceptor,
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on which the Si substrate wafer is loaded. Gas ow can be controlled independently by
respective controllers. Reactions between precursor gases and Si substrate go through
several stages subsequently as shown in Figure 2.10, after which a 3C-SiC layer is left
behind on the Si substrate while most H is released in the H2 form.
Figure 2.9: Illustration of the layout of a typical CVD system [22].
Figure 2.10: CVD reaction stages break-down [44].
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The specic temperature and pressure of the CVD process varies between groups for
various purposes, but typically it consists of 2 stages as shown in Figure 2.11. In the
rst stage, the reactor temperature is ramped gradually to a value lower than the actual
growth temperature, and remains there for a period to carbonize the Si substrate surface.
After that, the temperature is raised again until reaching around 1400C, when the real
growth process kicks o.
Figure 2.11: Temperature and pressure changes during a common 3C-SiC CVD
process [45].
2.5 Novel Techniques Reducing Planar Defects
The research into propagation principles of anti-phase domains and stacking faults in 3C-
SiC epitaxy lms leads to the abandon of at substrates. A misoriented Si(001) substrate
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with 4 oset towards [110] direction was found to successfully eliminate anti-phase do-
mains in epitaxy lms with increasing thickness [31]. On such tilted substrates, growing
speed of domains on Si-faces are much faster than the ones on C-faces, consequently the
resulting lm mainly consists of domains grown on Si-faces. However, misoriented sub-
strate was not able to reduce stacking faults, which does not only grow in a single plane. A
patterned substrate is shown by recent studies [31] to eectively reduce the stacking fault
density. More specically, an undulant Si substrate which has counter slopes oriented in
the [110] and [-1-10] directions as shown in Figure 2.12 below.
Figure 2.12: Schematic structure of undulant Si substrate [31].
The reduction was achieved by annihilation of stacking faults originated from counter
ridges of the undulant substrate. Propagation principles of both Si-terminated stacking
faults (SFSi) and C-terminated ones (SFC) are shown in Figure 2.13 [46]. With the
increase of epitaxy lm thickness, SFC shrinks, annihilating with each other, and gradually
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vanishes in the [001] direction. SFSi, on the other hand, expands with increasing lm
thickness, resulting in much lower annihilation rate. Ideally 3C-SiC should have isotropic
electrical properties since it has a cubic lattice structure, while in real cases the bulk
electron mobility of 3C-SiC lm grown on Si had been found to be orientation dependent
[31]. This is most likely caused by the density dierence between SFSi and SFC , which
as seen in Figure 2.13, grow perpendicularly to each other in the top view.
Figure 2.13: Propagation of both (a) Si terminated and (b) C terminated stacking fault
in 3C-SiC [46].
Use of undulant Si substrate successfully reduced the stacking fault density to 5x103 
4x104 cm-1 range [47], still much higher than 700 cm-1, which is considered as the threshold
value for fabricating 600 V devices with leakage current below 10 4 A/cm2 [46]. The
epitaxy 3C-SiC lm quality can be further improved by conducting homoepitaxial growth
on 3C-SiC substrates, namely a hetero-homo two stage process. A switch back epitaxy [32]
method was proposed to remove the 3C-SiC lm from the Si substrate and invert it upside
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down, in which way SFSi were transformed into SFC so can be eectively reduced by a
follow-up homo-epitaxial growth on the back face. Selective epitaxial growth on patterned
3C-SiC substrate was also studied in [48], where sidewall patterns parallel to the (110)
face were introduced to cause some discontinuity on the 3C-SiC(001) surface, successfully
reducing the stacking fault density to less than 400 cm-1. A Monte Carlo simulation-
based comparison of above growing techniques for the stacking faults reduction is shown
in Figure 2.14, which indicates the superior performance of the two stage growing process
and the patterned 3C-SiC substrate yields the best quality epilayer. 3C-SiC on patterned
Si or SOI substrate via lateral overgrowth methods were also reported in literature [49{54],
while the quality are generally not as good as the homoepitaxy 3C-SiC lms.
Figure 2.14: Comparison of recently developed 3C-SiC CVD epitaxy techniques in terms
of stacking faults reduction [48].
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2.6 Physical Characterisation of 3C-SiC/Si Materials
in This Study
Despite the fact that homoepitaxy 3C-SiC lm is of the nest quality for power devices
fabrication, there are currently no free-standing 3C-SiC wafers on market. In this work,
study materials are commercial 4 inch 3C-SiC(001)/Si wafers provided by NOVASiC.
Details about the growth process are kept as classied by the supplier, but generally
it follows the conventional two-stage process as described in Figure 2.11, a  1000C
carbonization step followed by a 1380C epilayer growth process. SiH4 and C3H8 were used
as dual-precursor gases and diluted by highly puried H2. As-grown 3C-SiC surfaces went
through a Chemical-Mechanical Polishing (CMP) process (again NOVASiC classied) to
achieve a smooth initial surface for device fabrications. Before proceeding to any further
processing, a physical characterisation of NOVASiC materials was conducted using various
tools including X-Ray powder Diraction (XRD), Atomic Force Microscopy (AFM) and
Transmission Electron Microscopy (TEM), and the results are summarised in following
sections.
2.6.1 X-ray powder diraction
First of all, XRD is used to evaluate the crystal structure quality of NOVASiC wafers.
High-resolution XRD was performed using a Panalytical X'Pert Pro MRD equipped with
a 4-bounce hybrid monochromator giving pure Cu K alpha1 radiation and a solid-state
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Pixcel detector. 2 
 \powder" scans were measured between 35 and 100 2 degrees and
the spectrum is illustrated in Figure 2.15. The only observable 3C-SiC phases are (200)
and (400), and the peaks have very small Full Width Half Maximum (FWHM) angles,
indicating the 3C-SiC lm is single crystal with negligible polytype inclusions.
Figure 2.15: XRD spectrum of the NOVASiC 3C-SiC(001)/Si wafer (as-grown after
CMP polishing).
2.6.2 Atomic force microscopy
The as-grown 3C-SiC surface condition is unknown since the wafers were received after
the polishing process. AFM is used to evaluate the as-polished 3C-SiC surface. A Veeco
multimode AFM with Nanonis controller was used in the contact mode with a diamond
tip. A representative AFM gure as well as the 3D demonstration is shown in Figure
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2.16 for reference. The as-polished 3C-SiC lm surface has a quite low root mean square
roughness value of 0.53 nm, an average value from ve 10 m  10 m area measurements
on dierent locations of a 1 cm  1 cm chip. Regardless of the potential damages left
in the surface caused by CMP, this low surface roughness value is encouraging for the
fabrication of most device features.
Figure 2.16: (a) A representative AFM gure of a 10 m  10 m area of the
as-polished 3C-SiC surface and (b) a 3D view of the same area.
2.6.3 Transmission electron microscopy
To have a better idea of the 3C-SiC lm quality, a TEM study was conducted using
JEM 2100 to check the cross section of the grown epilayer. The samples were prepared
with FIB-SEM utilising a standard lift-out technique, followed by low energy polishing.
A montage of the scanned areas from the 3C-SiC/Si interface up to the 3C-SiC surface
is shown in Figure 2.17 with enlarged views for certain regions. As can be seen, the
3C-SiC/Si interface is the mostly deteriorated region with a huge number of defects as a
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natural result of interface strains concentrating here. The bright voids spotted in the Si
substrate at the interface are probably a result of the Si consuming to form SiC seeds in
the initial stage of growing process. Further away from the interface, the defects density
gradually reduces, although never really vanishes even in the surface region. The stripes
which are in parallel with the Si substrate surface are stacking faults propagating in the
fashion as shown in Figure 2.13, and the inclined lines are stacking faults growing in the
other direction with the opposite termination. There are no anti-phase domains being
identied in the scanned region, which makes it promising for fabricating working devices
on these materials, even though they probably will be troubled by leakage currents due
to the considerable amount of stacking faults.
Figure 2.17: TEM montage of the NOVASiC 3C-SiC epilayer cross section with a
considerable number of stacking faults.
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2.7 Summary
This chapter was aimed at providing the background information related to the 3C-
SiC technology with an emphasis on the topics about growth and defects. The physical
characterisation of NOVASiC 3C-SiC/Si materials laid the foundation for the studies on
further processing of these materials in the following chapters.
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Chapter
3
Electrical Activation of Nitrogen
Implanted 3C-SiC(001)/Si
Firstly reported by Bernhard Gudden in 1930 [55], the unique electrical properties of
semiconductors are attributed to the impurities within their crystal lattices. It is known
that there are no chemically pure semiconductors, the frequently seen term \Intrinsic
Semiconductors" actually refers to those of negligible impurities with electrical properties
similar to insulators, which is dominated only by intrinsic carriers. In comparison, \Ex-
trinsic Semiconductors" contain considerable amount of impurities, either intentionally or
non-intentionally doped. If the impurity concentration becomes too high, the semiconduc-
tor becomes metallic. In other words, the electrical property of a semiconductor can be
modulated by controlling its impurity concentration to meet various design requirements.
As such, the study of doped semiconductor is crucial for device performance optimisation.
In this chapter, the electrical properties of implanted n-type 3C-SiC are characterised
and discussed. Beginning with an introduction to the semiconductor doping and charac-
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terisation tools, commonly used concepts are explained. It is then followed by a review
of previous techniques developed for SiC. Finally, a study on nitrogen heavily implanted
3C-SiC lms targeting device source/drain regions is demonstrated.
3.1 Intentional Doping of the Semiconductor
Impurities are usually introduced to the semiconductor bulk in early stages of a device
fabrication process. The most commonly used dopants are group V elements (N, P, and
As) for n-type and group III elements (B, Al, and Ga) for p-type doping purposes. The
bulk doping can be relatively easily achieved by adding dopant elements into the substrate
or the epilayer growth process, and the doping level can be modulated by controlling the
precursor gases concentrations [56]. The epilayer surface is where most device features
are. Take a typical vertical MOSFET structure as an example (Figure 3.1), multiple
n-type and p-type doping regions are required for ohmic contact, MOS channel and body
diode. The selective doping area can be accurately dened by doping masks made of
dielectrics or metals using standard photolithography processes. Nowadays the selective
doping of semiconductor is achieved mostly in two ways, namely thermal diusion and
ion implantation.
It is well-known that molecules tend to move from higher to lower concentration re-
gions, and this process can be enhanced by increasing the ambient temperature, pressure
or concentration gradient in-between. This idea is adopted in semiconductor industry to
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Figure 3.1: (a) Bulk substrate, (b) epilayer and (c) selective doping of a typical vertical
MOSFET.
introduce impurities using dopant sources of various phases: gas, liquid or solid. Thermal
diusion based doping process often occurs in a quartz tube in an inert gas atmosphere to
minimise contaminations. The dopants rstly arrived at the semiconductor surface form a
relative high impurity concentration region, consequently a concentration gradient exists
between the surface and bulk, after which the diusion is initiated by the thermal energy
provided. With the time going on, dopants diuse deeper into the semiconductor bulk
and when the desired doping prole is obtained, the process can be stopped conveniently
by simply cutting the heat supply.
Attributed to the development of experimental physics, the ion implantation of dopants
into semiconductors is also available now. Until 1970s ion implanters were still not widely
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available to device engineers [57], while now they are commonly used in both lab and
industry processing. In an ion implantation system, dopants are ionized atoms gener-
ated from an ion source as seen in Figure 3.2. Being ionized, the dopant atoms can be
accelerated by the electromagnetic eld to gain a energy so high that, when hitting the
target surface, dopants are able to break the semiconductor chemical bonds and penetrate
into the crystal lattices. The implantation depth can be controlled by changing the elec-
tromagnetic eld strength and the resultant impurity concentration (cm-3) is determined
by the amount of dopants supplied by the source, which is called \Dose" and usually
expressed in number per specic area (cm-2).
Figure 3.2: The schematic diagram of an ion implantation system [58].
For Si devices fabrication, both thermal diusion and ion implantation can be used
depending on specic requirements. For WBG semiconductors such as SiC, however,
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diusion coecients of common dopants are negligible below 1800C [59], which means
thermal diusion is not feasible thus leaving ion implantation the only option. Although a
complex and expensive system, ion implantation is more controllable than thermal diu-
sion so that the process reproducibility is better assured. Also, the movement of dopants
in a thermal diusion process may involve unexpected spreading in other directions, lead-
ing to poor doping proles. This is not an issue for ion implantation since dopants
movement in the semiconductor is minimal, which means the elimination of dopants out-
diusion. There are, of course, also limitations for ion implantations. First of all, it is
essentially a dopant bombarding process, which means damages are inevitably induced to
the target, particularly in the surface region. Secondly, as-implanted dopants are almost
always interstitial (not chemically bonded), namely not active carriers. An extra post-
implantation annealing (PIA) process is typically required to recover the lattice damage
and put the implanted dopants into substitutional positions so they can contribute to
current conduction, which is called dopants activation.
3.2 Doping Level Characterisations
During the device development stage, it is desired that the semiconductor doping level can
be measured for a better understanding of the device performance. The commonly used
evaluation tools include Capacitance-Voltage (C-V) method, Hall-eect measurements
and Secondary Ion Mass Spectrometry (SIMS).
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For non-intentionally or lowly doped bulk regions, C-V method is an easy yet eective
tool. It is known that the width of a depletion region at an electrical junction increases
with the rising voltage in reverse bias. By calculating the free carrier density in each de-
pletion region width increment, a doping prole can then be obtained [60]. The junctions
studied can be semiconductor-semiconductor junction (PN), metal-semiconductor inter-
face (e.g. Schottky) or dielectric-semiconductor interface (e.g. MOS). A more detailed
introduction to the C-V technique is included in Chapter 5.
Sometimes the implanted region is very close to the surface or highly implanted, either
way the depletion region is very shallow, making C-V characterisations not suitable. Hall-
eect measurements can be applied in these conditions. The advantage of Hall-eect
measurements is that rather than only free carrier density, it extracts more information
such as resistivity, carrier mobility values from the studied material.
SIMS is widely used for general solid element concentration analysis. By sputtering
and removing ionized atoms from the target, SIMS analysis can detect almost all elements
concentrations above 1 1014 cm-3 [60]. Although it does not provide as sensitive results
as C-V or Hall-eect measurements, SIMS can be useful for the ion implantation study
as an independent analysis too. While both C-V and Hall-eect measurements only
give electrically active dopant concentrations, SIMS outputs the total implanted dopant
concentrations, regardless of being active or not.
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3.3 Post-Implantation Activation of SiC
As mentioned before, a thermal annealing process is usually applied to put the dopants
into substitutional positions after the ion implantation. This can be called thermal acti-
vation, to be separated from the electrical activation, which means dopants gain enough
energy and get into the conduction band, becoming conducting carriers. To avoid further
confusions, in the following text, \activation" will be solely used for thermal activation,
while \ionization" refers to electrical activation. The activation of 4H-SiC dopants has
been intensively studied and previous eorts are mainly put into two areas, namely pro-
tecting the semiconductor surface morphology and increasing the active dopant concen-
tration.
The temperature required for SiC post-implantation activation (PIA) is very high,
above 1400C [61, 62] is common for n-type material, while even higher (>1600C) for
p-type [63{65]. The high temperature leads to a roughened semiconductor surface after
annealing, enhanced in implanted regions, which can deteriorate the performance of inter-
face features such as Schottky contacts and FET channels [66{68]. A protection capping
layer is often used to preserve the SiC surface, such cap materials studied for 4H-SiC
include AlN [69, 70], BN/AlN [71] and graphite [64, 67]. AlN and BN/AlN processes are
found to be quite complex and expensive, thus not widely accepted. The graphite cap
has been shown to be eective up to 1800C [63] but may reduce the MOSFET channel
mobility due to the excessive silicon vacancies induced by the reaction between diused
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Si atoms and the graphite [63, 72]. A SiO2 layer, which should not react with Si or C
at the common annealing temperatures, can be easily deposited by the CVD method
and removed via HF etching. Studies show that a similar surface roughness level as a
graphite cap [73] is achieved using this method. In the few publications on 3C-SiC, n-
type implanted 3C-SiC was studied for dierent annealing conditions (1150C to 1400C)
with [74] and without [75, 76] a graphite cap, and it turned out that there was little ad-
vantage of using a graphite cap in terms of protecting the 3C-SiC surface, this is probably
because the annealing temperature is not high enough to make the dierence, as it is
limited by the melting point of the Si substrate.
For a given implanted doping level, the active dopant concentration generally in-
creases with the PIA process temperature. And for a xed annealing temperature, the
active dopant concentration increases with the implanted doping level [77], although the
percentage of activated dopants (activation rate) seems to decrease [61]. Complete acti-
vation of n-type implanted 4H-SiC have been demonstrated by annealing at 1700C and
using phosphorous as dopant [78], while p-type material still remains a challenge. For
3C-SiC, the information is again very limited, although it seems that nitrogen has some
advantages over phosphorous in that it generates fewer defects and the resultant lm has a
lower resistivity [74]. A summary of the recent study on the post-implantation annealing
of 4H- and 3C-SiC is provided in Table 3.1.
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Table 3.1: A summary of the recent study on the post-implantation annealing of 4H-
and 3C-SiC.
Starting Implantation Post-implantation Activation Reference
substrate procedure anneal ratio
4:5 1015cm-3 700C N implantation 30 mins anneal 87% [61]
p-type 1 1018cm-3 in Ar at 1550C 21%
4H-SiC(0001) 1 1020cm-3 with carbon cap
1 1016cm-3 400C P implantation in Ar at 1650C 100% [62]
n-type 3 1020cm-3
4H-SiC(0001)
1 1016cm-3 400C Al implantation in Ar at 1700C 20% [64]
n-type 1 1020cm-3 with carbon cap
4H-SiC(0001)
1 1016cm-3 Room temperature 10 mins anneal 68% [79]
p-type N implantation in Ar at 1500C
3C-SiC(001) 1 1020cm-3
1 1016cm-3 RT N implantation 1 hour anneal 17% [76]
n-type 5 1020cm-3 in Ar at 1350C 60%
3C-SiC(001) 5 1019cm-3
3.4 Electrical Activation of Nitrogen Heavily
Implanted 3C-SiC(001)/Si
In this study, the PIA temperature is limited by the melting point of Si substrate, 1412C,
well below that of SiO2 (1610
C) [68] so a SiO2 capping layer can be a good choice. A study
using deposited SiO2 as the PIA capping layer for heavily implanted n-type 3C-SiC/Si is
demonstrated below. Results are reported for sheet resistivity, dopant activation energy,
activation rate and free carrier mobility as a function of following parameters: implant
doses, PIA conditions and SiO2 capping eects.
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Table 3.2: Implantation doses and energies used for 3 batches of samples.
Energy(keV) 20 40 70 100 150
Low dose(cm-2) 2 1013 4 1013 4:4 1013 6 1013 1:1 1014
Medium dose(cm-2) 1 1014 2 1014 2:2 1014 3 1014 5:4 1014
High dose(cm-2) 1 1015 2 1015 2:2 1015 3 1015 5:4 1015
3.4.1 Experimental details
The samples studied in this work were 10 m thick unintentionally doped (< 1  1017
cm-3) 3C-SiC lms epitaxial grown on a 4 inch Si(001) substrate by NOVASiC. The wafer
was cut into thirty 8 mm  8 mm pieces and equally divided into 3 batches. An on-
axis nitrogen implantation process was conducted on the blank surface of all samples at
room temperature. A series of energies with increasing total doses (shown in Table 3.2)
were applied to form box proles at three doping levels, which will be called high dose,
medium dose and low dose in the following. The detailed doping proles are shown later.
Nitrogen was selected as the dopant rather than phosphorous since it does less damage
to the 3C-SiC lm [74,75], although it also saturates more quickly [67].
Prior to the annealing, 1 m thick SiO2 was deposited on the surface of half samples
from each batch via Low Pressure Chemical Vapour Deposition (LPCVD). To study
the SiO2 capping eect, one capped and one uncapped sample from each batch (six all
together) went through the PIA process with continuous Ar ow at 5 slm. Five annealing
conditions shown in Table 3.3 (for each condition two samples from each batch) with
dierent temperature and time durations were applied to study the eects on resultant
3C-SiC lm properties. The maximum annealing temperature applied was 1375C. After
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Table 3.3: Post-implantation activation annealing conditions.
PIA Temperature(C) 1175 1275 1275 1375 1375
Duration(hour) 2 1 2 1 2
all the annealings, the SiO2 cap layer was removed by HF etching. All samples were
solvent cleaned (acetone, propanol, acetone and methanol, all 5 mins) followed by a
standard Radio Corporation of America (RCA) cleaning procedure (15 mins RCA 1 +
15 mins RCA 2). Van der Pauw structures were then patterned using photolithography
and ICP etching. The Van der Pauw structures are 1 m deep 1 mm2 square mesas
with 100 m  100 m contact pads at each corner. A previously reported process [80]
was used for the ohmic contacts formation in this work: Ti(30 nm)/Ni(80 nm) bilayer
metal contacts were deposited at a low pressure (210 7 Torr) in an E-beam evaporator.
Ti is deposited as an interlayer to improve the adhesion between Ni and the 3C-SiC
surface. Ohmic contacts were annealed for 1 min at 1000C in a Rapid Thermal Anneal
(RTA) furnace in an Ar ambient. All contacts were isolated by 1 m LPCVD SiO2 to
reduce surface recombination eects. Room temperature I-V measurements were made
to study the implanted lm sheet resistivity. For carrier concentrations and mobility
values extraction, temperature dependent Hall-eect measurements were performed with
a magnetic eld strength of 800 mT and an input current of 10 A.
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Figure 3.3: AFM images illustrating 3C-SiC surface evolutions for samples with 3 doses,
inset values are RMS surface roughness values.
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3.4.2 Implanted 3C-SiC surface morphology
Figure 3.3 shows the implanted 3C-SiC surface evolutions of samples from each dose batch
after a 1 hour PIA process at 1375C. It can be seen that regardless of the dose levels,
all groups experienced a surface degradation, although the high dose sample surfaces
were degraded more severely, indicating higher lattice damage [61, 75]. The SiO2 capped
samples were left with a higher roughness compared to the uncapped ones in all batches. A
considerable amount of pits were observed on the SiO2 capped high dose sample, resulting
in a higher surface roughness value of 7.9 nm compared with as-implanted (0.4 nm) and
without a cap (4.3 nm). The SiO2 cap aimed at protecting the 3C-SiC surface seems to
lead to a worse surface morphology after PIA, conicting with the previous results on 4H-
SiC [71]. This is most likely due to the interaction between SiO2 and SiC, which was not
supposed to occur at 1400C but may be triggered by the high impurity concentration [81].
3.4.3 Doping proles by SIMS measurements
After the PIA process, SIMS analysis was conducted on samples from each dose batch for
the toughest annealing condition (1375C, 2h) and the results are shown in Figure 3.4.
The proles before PIA are not known but are expected to be similar to the annealed
ones due to the unlikely observable diusion of nitrogen in 3C-SiC below 1800C [74,79].
High and medium dose samples both achieved an implantation depth of 300 nm with peak
values around 6  1020 cm-3 and 4  1019 cm-3, respectively. For the low dose sample, a
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depth of 500 nm was observed and the peak value was determined as around 1:5  1019
cm-3.
Figure 3.4: SIMS proles for 3 dose samples after post-implantation annealing at
1375C for 2 h.
3.4.4 Room temperature I-V measurements
I-V measurements were performed on the fabricated Van der Pauw structures at room
temperature. Linear IV curves were obtained for all samples (see Figure 3.5), indicating
a typical ohmic behaviour for the Ti/Ni bilayer contacts. Sheet resistivity sh can be
calculated following Equation 3.1 [60], where timp is the implanted lm thickness and R
is the resistance value obtained from IV measurements using the congurations shown in
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Figure 3.5: Room temperature I-V curves of Van der Pauw structures fabricated on
samples annealed at 1375C for 1 hour.
the Figure 3.5 inset.
sh =
timpR
ln 2
(3.1)
Due to the existence of a conduction n-type epilayer (see Figure 3.6), the resistance R
in Equation 3.1 can be considered as the result of paralleling the implanted and epilayer
lms, since the contact resistance can be reasonably neglected. Then the implanted layer
sheet resistivity imp can be calculated following Equations 3.2 to 3.4, where T is the
as-grown epilayer thickness, q is the electron charge. From the epilayer doping Nd of
1  1017 cm-3, the epilayer electron mobility epi can be estimated as 763 cm2/V.s [82].
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Figure 3.6: Implanted 3C-SiC layer sheet resistivity calculation model.
Calculation indicates the epilayer conduction accounts for 15-20% of the overall measured
current in the low dose case and below 10% in the high dose case. The real value should
only be even lower considering the current crowding at the semiconductor surface in a
lateral conduction situation.
1
R
 1
Rimp
+
1
Repi
(3.2)
Repi =

ln 2


1
T   timp

epi =

ln 2


1
T   timp

1
qepiNd
(3.3)
imp =

ln 2
tRimp =

ln 2
t

RRepi
Repi  R

(3.4)
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Figure 3.7: Eect of PIA temperatures and time durations on implanted layer sheet
resistivity.
The resultant imp values (averaged from 4 devices on each sample) are plotted as
a function of annealing conditions in Figure 3.7. It can be seen that for the medium
doped samples (blue lines), sheet resistivity values for capped and uncapped samples both
gradually decrease with annealing temperatures and time durations. The lowest sheet
resistivity value is  1.4 
:cm obtained for the 2h 1375C annealing condition. There is
more than 50% reduction comparing to the 2h 1175C process. This trend suggests an
increasing free nitrogen concentration accomplished by raising annealing temperature as
well as time durations. The SiO2 capped samples for the medium doped cases all yielded
a slightly higher sheet resistivity value. Relating this to the mild surface roughening
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observed on the SiO2 capped sample compared with the uncapped one (2 nm dierence in
Figure 3.3), it suggests that for a doping level of 4 1019 cm-3, surface roughness is an
important indicator of the implanted lm electrical performance. For the high dose sample
(black lines), the dependence of sheet resistivity on annealing conditions is so weak that
can barely be identied. This is most likely caused by the saturation of donors in 3C-SiC
[83], which means a higher concentration of free donors is physically impossible with higher
annealing temperatures or longer time periods. There is almost no dierence between
capped and uncapped samples in high dose case, even with a bigger surface roughness
dierence (3.6 nm dierence) and much more obvious surface morphology change (pits
formation for SiO2 capped sample). It indicates that for doping levels above 61020 cm-3,
surface roughness has little eect and the implanted lm is dominated by the impurity
scattering. The low dose samples, however, demonstrate quite random sheet resistivity
behaviour. A possible explanation is that in this case, all nitrogen dopants had been
activated and the uctuations in the sheet resistivity curve (red lines) actually come from
the disturbance of contact resistance, which is known to be heavily dependent on the
semiconductor doping level. In the next chapter it is demonstrated that the low dose
sample contact resistance is one order of magnitude higher than the other two. Follow-up
Hall-eect measurements also support this explanation.
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3.4.5 Temperature dependent Hall-eect measurements
Temperature dependent Hall-eect measurements were performed on the high dose (6
1020 cm-3) and low dose (1:5  1019 cm-3) sample annealed at 1375C for 1 hour. The
studied temperature range was between 20 K and 300 K. Figure 3.8 is the temperature
dependent carrier mobility curve. Due to a high impurity scattering eect, the high dose
curve (black lines) shows almost no temperature dependence. In the low dose case, peak
mobility value around 225 cm2/V.s is achieved at 100 K for the uncapped sample and
80 cm2/V.s at room temperature. Compared with the literature results summarized in
Table 3.3 (end of the section), the values obtained in this work are in agreement with the
general rule that higher impurity concentration results in reduced carrier mobility. Above
100 K, the free carrier mobility is dominated by phonon scattering and falls with increasing
temperature roughly as T -0.8, which is slower compared with the results obtained from
more lightly doped epitaxial 3C-SiC layers,  T -1.8 in [84] and  T -1.2-1.4 in [29]. On the
other hand, below 100 K, free carrier mobility drops quickly with decreasing temperature.
This is probably induced by the hopping phenomenon. It was previously found in heavily
doped n-type and p-type 4H-SiC lms when temperature was so low that free carriers
were frozen on the dopants [85, 86]. Near room temperature, the carrier conduction
in a semiconductor is dominated by ionized carriers and the temperature dependence
can be described by the ionization energy. In very low temperature, however, carriers
are frozen to dopant atoms and the conduction band becomes almost empty, causing a
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dramatic reduction of the carrier mobility. In this case, the dierence in the dopant energy
levels leads to the quantum mechanical tunnelling of electrons between dopant atoms,
which is quite random and usually accompanies abnormal mobility and free concentration
measurements, which can be seen in the low temperature region in Figure 3.9 and Figure
3.10.
Figure 3.8: Temperature dependence of free carrier mobility for 6 1020 cm-3 and
1:5 1019 cm-3 implanted 3C-SiC lm annealed at 1375C for 1 hour corrected for the
epilayer conduction).
From the almost perfectly overlapped curves for high dose sample, again it is conrmed
that the SiO2 cap has a negligible eect on high dose lm electrical performance. While
for the low dose sample, a considerable higher mobility is consistently observed in the
whole temperature range for the SiO2 capped sample as seen in Figure 3.8. This can be
explained by a lower free carrier concentration, namely lower impurity scattering, found in
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Figure 3.9: Temperature dependence free carrier concentrations for 6 1020 cm-3 and
1:5 1019 cm-3 implanted 3C-SiC annealed at 1375C for 1 hour.
the capped sample as seen in Figure 3.9. For N+ implantation on n-type 3C-SiC epilayer
in this case, the following assumptions can be made: Nd Na  Nd and 1+Na  4Nd
with  dened by Equation 3.5 [87]. Then the temperature dependent semiconductor free
carrier concentration n(T ) can be approximated using Equation 3.6 [87] as below:
 =
2
NC
e
Ed
kT (3.5)
n (T ) =
2 (Nd  Na)
1 + Na +
q
(1 + Na)
2 + 4 (Nd  Na)

r
NCNd
2
e 
Ed
2kT (3.6)
Where Nd is the free donor concentration, Ed is the donor activation energy, k is
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the Boltzmann constant, T is the measuring temperature and NC is the 3C-SiC eective
density of states in conduction band, which is further dened by Equation 3.7 [87]:
NC = 2
 
2md;ekT=h
2
1:5
(3.7)
Where md;e is the 3C-SiC eective mass of density of states (0.72m0 [88]) and h is the
Planck constant. Using Nd and Ed as tting parameters, best theoretical ts (red solid
and dashed lines in Figures 3.9 and 3.10) were achieved with Nd  1  1019 cm-3 and
 1:5 1019 cm-3 for capped and uncapped low dose samples respectively, and the donor
activation energy Ed is around 15 meV.
Figure 3.10: Temperature dependence of sheet resistivity values for 6 1020 cm-3 and
1:5 1019 cm-3 implanted 3C-SiC annealed at 1375C for 1 hour.
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Comparing with the SIMS prole in Figure 3.4, an Nd value of 1:51019cm 3 indicates
almost 100% activation for low dose uncapped case, while the SiO2 capped sample yields
a lower activation rate (67%). Previous results on the residual donor activation energy
of 3C-SiC covered quite a range from 18 to 54 meV using various characterizing tools as
shown in Table 3.3. 15 meV is lower than most of the literature values, but this is the
rst time that such a value ever reported for 3C-SiC epilayer with an implantation level
> 1 1019 cm-3. In [89] an expression was derived to show that the residual donor energy
Ed in 3C-SiC decreased with the donor (nitrogen) concentration, and when Nd was around
1  1019 cm-3, Ed approached 0, which is similar to our case. For the high dose case, a
theoretical t is impossible indicating the degeneracy of the implanted layer. And the
almost at out free carrier concentration values ( 7 1019 cm-3, 12% activation rate) in
the whole temperature range for the high dose sample conrms the donor saturation in 3C-
SiC. Figure 3.10 shows that even for the low dose sample, sheet resistivity starts to become
thermal insensitive above 150 K, which means all nitrogen donors have been thermally
ionized. For both the free carrier density and sheet resistivity curves, the experimental
data departs from the theoretical t below 75 K, which as mentioned before, is induced
by hopping phenomenon [84]. A summary of the obtained results in this work are listed
in Table 3.4 together with some literature results for comparisons.
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Table 3.4: Comparison between results obtained in this work and previous literatures on
n-type 3C-SiC(100), RT is room temperature.
Free carrier PIA Ed RT mobility Reference
concentration (cm-3) process (meV) (cm2/V.s)
Not Given None 53 (luminescence) Not given [90]
1  3 1015 None 20 (Hall) 763 [82]
 2 1016 None 38 (ECR) 300 [91]
3  7 1016 None 18 (Hall) 400-550 [84]
1  2 1017 None 47 (Hall) 305 [88]
0:5  1 1018 None 40-50 (Hall) 120-200 [29]
 1 1019 1375C 1h 15 (Hall) 95 This work
(RT, 1:5 1019 implanted) with SiO2 cap
 1:5 1019 1375C 1h 15 (Hall) 70 This work
(RT, 1:5 1019 implanted) without cap
 7 1019 1375C 1h Degenerated 35 This work
(RT, 6 1020 implanted) w/o SiO2 cap
3.5 Summary
The dependence of the nitrogen implanted 3C-SiC layer electrical performance on the
implantation doses, surface preparations and annealing conditions are investigated in
this chapter. The surface morphology turns out to be an important indicator for low
and medium doses layer properties, while not for the very highly doped  6 1020 cm-3
implanted layer. Nitrogen activation rate is found to be increasing with post-implantation
annealing temperature and time durations in medium dose case. For the  1:51019 cm-3
and  6 1020 cm-3 samples, activation rates are not much PIA process dependent. This
is due to 100% activation for low dose sample and only 12% activation rate but with donor
saturation for high dose case, both conrmed by Hall-eect measurements. By tting the
low dose sample experimental data points with a theoretical curve, an activation energy
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value of 15 meV was extracted for nitrogen in 3C-SiC. The high dose lm is found to be
completely degenerated. Also, it was found that nitrogen donors in 3C-SiC are readily
fully thermally ionized at 150 K.
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Chapter
4
Ohmic Contact on n-Type
3C-SiC(001)/Si
In solid-state physics, a \contact" refers to the junction formed when a dierent material
is brought into close contact with a semiconductor substrate. Regardless of the device
structure, there are always contact features, usually acting as terminals in a semiconductor
device design. Being the bridge between the device and the external circuit, a good contact
is crucial for device operation, particularly for power electronics that are targeting harsh
environments. Most metals are known to be highly electrically and thermally conductive
attributed to their delocalized electrons, not to mention the convenient alloying process
which helps to form reliable interactions for packaging. Consequently, metals are the most
widely used material for contacts in the semiconductor industry. Dating back to Braun's
discovery in 1874 [92], the study of metal/semiconductor (M-S) interface is almost as
old as the semiconductor device itself. Over a hundred years, a great deal of eort has
been put into exploring the M-S interface and there are classic physics models those are
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well developed. Yet still, this area remains active with new discoveries reported and
novel theories developed continuously. As long as solid-state devices are still made from
semiconductors and metals, the study of their interface is far away from fading into
history. The emergence and adoption of WBG semiconductors raises discussions on new
experimental results and the well-established theories are being challenged again.
Following the previous work on electrical activation, this chapter will be talking about
fabricating Ohmic contacts on the activated 3C-SiC lms. Firstly the classic and then
more recent theories about M-S interfaces are reviewed, followed by a discussion on WBG
semiconductors. After that the contact resistance evaluation tools are briey introduced.
Finally, Ohmic contacts are fabricated on nitrogen heavily implanted 3C-SiC(001) surface
and the results are discussed.
4.1 Metal/Semiconductor Interface: Classic Theo-
ries and More
As the name suggests, the term \Ohmic Contact" is used to describe an electrical junction
at which the current passing through it follows the Ohm's Law: a linear current-voltage
relationship. However, a non-linear relationship, also known as rectifying, is a more likely
result after the direct deposition of metal on an intrinsic semiconductor surface. A contact
with rectifying behaviour is called Schottky contact, named after the German physicist
who developed the well known Schottky-Mott rule in the 1930s [93].
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Figure 4.1: Metal-semiconductor (n-type) interface band bending before and after
contact formation following Schottky-Mott rule.
This rule is based upon the conventional energy band theory. Here n-type material
is taken as an example but the principle applies to p-type materials as well. Since the
Fermi level in a metal is pinned (constant work function), after contact formation, to
reach thermal equilibrium, the Fermi level in the metal and semiconductor will align to
each other, and as a result energy bands of the semiconductor bend upwards at the M-S
interface as seen in Figure 4.1. This forms a depletion region of width W and an electron
exchange barrier height B (eV). B does not change before or after contact formation,
and is dened only by metal work function M and semiconductor electron anity  as
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in Equation 4.1 below:
B = M    (4.1)
It can be seen from Equation 4.1 that when M  , B becomes zero or nega-
tive. Physically this means the energy barrier for electron exchange between metal and
semiconductor is eliminated, namely as-deposited (accumulation type) Ohmic contact is
obtained. Unfortunately, however, M of most metals used in electronic industry are quite
big compared with most semiconductor electron anity values as shown in Figure 4.2,
which also explains why Schottky behaviour is typically observed for most as-deposited
metal contacts.
The Schottky-Mott rule provides a general picture of the M-S interface, experimental
results, however, indicate this is not necessary the whole thing in reality. Experimental
results of B values for M-S systems are usually found to be independent of M , namely
Schottky barrier height is constant regardless of contact metals. This had been mainly
considered to be a result of Fermi level pinning, that is, the semiconductor Fermi levels Ef
are pinned to a xed energy position in the band gap instead of aligning to M . In 1974,
Bardeen was the rst one to point out that Fermi level pining may be due to non-ideal
semiconductor surface states caused by defects or dangling bonds [96], a picture which is
mostly accepted today.
To make it even more dicult, the barrier lowering caused by image charges also has to
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Figure 4.2: Band diagrams of Si, 3C-, 4H-, 6H-SiC in comparison to work functions of
commonly used metals in electronic industry [94,95].
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be taken into consideration. When an electron in the semiconductor approaches the M-S
interface, an equal yet opposite charge is created in the metal and the related potentials
will reduce the eective barrier height. As a result, actual B values depends weakly
on the semiconductor doping and the respective barrier lowering B caused by image
charges can be calculated by Equation 4.2 below [97]:
B =
q6Nd
82"30"
3
s
(B   &   kT )
1
4 (4.2)
Where Nd is the n-type semiconductor free donor concentration, "0 is the vacuum
permittivity, "s is the relative semiconductor dielectric constant, and & is the energy
dierence between semiconductor conduction band minimum and Fermi level, which can
be shown to be:
& =
Eg
2
  kT ln

Nd
ni

(4.3)
Where Eg is the semiconductor band gap and ni is the intrinsic carrier density.
B is often much lower than B so that it will not be able to eliminate the barrier,
and the contact will remain rectifying. However, locally increasing Nd value by thermal
diusion or ion implantation is actually the most common way to fabricate Ohmic con-
tacts. This is because increasing Nd value brings another eect, namely the shrinking
of depletion width W in Figure 4.1. As seen in Figure 4.3 (still taking n-type as an
60
example), when the semiconductor is lowly doped, the depletion region is quite wide so
that the electron exchange at the M-S interface is only possible when electrons overcome
the barrier by gaining enough energy, usually thermally activated thus called thermionic
emission (TE). If Nd is very high, the depletion region becomes very narrow, and electrons
can tunnel through the barrier freely with the help of an external electric eld, which is
called eld emission (FE) mechanism. When Nd is a middle value, the depletion region is
narrowed but not enough to enable electron tunnelling. In this case, electrons still need
extra thermal energy to \climb up" the barrier, but not as much as TE. The energy re-
quired just needs to be adequate for the electrons to \climb" to a position shallow enough
for tunnelling begins to take eect. Since both TE and FE mechanisms are involved, this
is therefore called as thermionic-eld emission (TFE).
Figure 4.3: Metal-semiconductor (n-type) interface carrier conduction mechanisms for
dierent doping levels.
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FE is the most desired conduction mechanism for depletion-type Ohmic contacts, since
it is not a thermally activated process, namely the electrical performance is temperature
insensitive, which is attractive in a more reliable devices operation point of view. In real
cases, both TFE and FE conduction are quite common. Since the contact resistance
of TFE dominated cases decreases slowly with increasing temperature while FE is quite
thermally stable, the conduction mechanism at fabricated Ohmic contact interfaces can
be easily identied by plotting the contact resistance values against elevated measuring
temperature. However, from the device design point of view, it is also vital to be able to
predict the conduction mechanism before going for real fabrications. To quantitatively
describe it, the M-S interface characteristic energy E00, rstly proposed by Padovani in
1966 [98], is mostly used as an indicator and is expressed by Equation 4.4 as below:
E00 =
qh
4
r
Nd
"0"smtun
(4.4)
Where mtun is the electron conductivity eective mass.
The three conduction mechanisms can then be identied by comparing E00 to the
thermal energy kT as below:
a: if E00  kT (E00=kT  0:5), TE is the dominant conduction mechanism;
b: if E00  kT (E00=kT  5), FE dominates;
c: anything in between (0:5  E00=kT  5) is TFE.
The specic boundaries between three mechanisms may vary a bit between research
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Table 4.1: Dielectric constants and electron conductivity eective mass of Si, 3C-, 4H-
and 6H-SiC [99].
Semiconductor Dielectric constant "s Elec. Cond. E. Mass mtun
Si 11.7 0.25
3C-SiC 9.72 0.32
4H-SiC 9.66 0.36
6H-SiC 9.66 0.57
groups, the 0.5-5 boundary used here is proposed by Schroder [60]. From the literature
values of "s and mtun shown in Table 4.1, the characteristic energy E00 are plotted against
doping levels for Si, 3C-SiC, 4H-SiC and 6H-SiC in Figure 4.4. As can be seen, to enable
FE tunnelling, a doping level above 11020cm-3 is required for all semiconductors studied
here.
Figure 4.4: E00 as a function of doping density for n-type Si, 3C-, 4H- and 6H-SiC
(curves generated using data in Table 4.1).
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Even further, the theoretical contact resistance Rc can then be calculated for all three
mechanisms using Equations 4.5 to 4.7 following Yu's model [100]:
TE : Rc =
k
qAAT
e
B
kT (4.5)
TFE : Rc =
k2
qAA
s
coth E00
kT
E00 (B + &)
cosh

E00
kT

e
 
B+&
E00 coth
E00
kT
  &
kT
!
(4.6)
FE : Rc =
k2
qAA

kT
sin (c1kT )
e
 B
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 1
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1
2E00
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
4B
&

(4.7)
Where A is the contact area, and A is the eective Richardson constant.
All the theoretical models discussed above consider Nd as a constant, which cannot
be true for WBG materials. This is because with a wider band gap, dopants naturally
sit in deeper energy levels and may not be thermally ionized at room temperature, which
is known as \freeze-out" [101]. The partial ionization of carriers leads to quite dier-
ent Ohmic contact performance from conventional theories. FE, for example, in which
the contact resistance used to be temperature independent now will drop with elevating
temperature. This is because with more dopants ionized, the semiconductor doping level
closer to the contact interface increases, thus the depletion width is reduced [87], becoming
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more in favour of the FE conduction. On the other hand, partial ionization also means it
is more dicult to achieve lower contact resistance at room temperature. To compensate
this, after metal deposition on even very highly doped SiC lms, an extra annealing step
is usually required to form silicides at the interface, which further lowers B, leading to
a lower contact resistance.
4.2 Contact Resistance Evaluation Tools
The theoretical contact resistance calculation shown in last section can be used as a
benchmark for experimental results. Actual fabricated Ohmic contacts are evaluated by
specically designed test structures. The most commonly used ones are transmission line
method (TLM) and its modied variants, such as circular transmission line method (C-
TLM). The main advantage of C-TLM over TLM is that it is radial conducting so the
isolation mesa structure required by TLM is not necessary. However, the radial structure
also requires more space on the semiconductor surface.
The TLM structure has a top and cross section view as shown in Figure 4.5. The highly
doped semiconductor region (red) is dened by a rectangular mesa, usually achieved via
Reactive Ion Etching (RIE). Multiple rectangular metal pads (green) are deposited on
the mesa, with increasing spacing (d6 > d5 > d4 > d3 > d2 > d1) between each other.
IV measurements are performed between adjacent contact pads. Four-terminal rather
than two-terminal measurements are typically applied to eliminate the series resistance of
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Figure 4.5: Top and cross section views of a conventional TLM testing structure.
Figure 4.6: Two contact test structure using the four-terminal characterisation method.
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Figure 4.7: A typical plot of total resistance R as a function of contact spacing d.
probes and cables. For each measurement, if a linear IV curve is obtained, then the total
resistance R between two adjacent contact pads can be calculated. Ignoring the contact
metal resistance, for each measurement (as seen in Figure 4.6), the total resistance R
can be considered as a combination of 3 resistors in series, two contact resistance Rc at
the contact interfaces and the semiconductor resistance Rsemi in between, which can be
further expressed by the semiconductor sheet resistances Rsh, the contact spacing d and
the pad width Z as Equation 4.8. This describes a linear relationship between R and d
as seen in Figure 4.7, which should stand true considering the fact that Z is a dimension
constant, and for a homogeneous semiconductor layer, Rsh and Rc can be treated as
constants as well. This model assumes a 2D current ow between two contacts, thus any
current spreading in the third dimension has to be minimized by keeping W   Z  W
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(see Figure 4.5).
R = 2Rc +Rsemi = 2Rc +
Rshd
Z
(4.8)
By tting the experimental data (triangular) to a straight line in Figure 4.7, Rc can be
obtained as the intersection between the tting line and y-axis, and Rsh as the product of
line slope and Z. Since the current going through a contact is proportional to the contact
area, the current density (A/cm2) is more used as the indicator for the evaluation of
semiconductor electrical conductance performance. Consequently, the extracted contact
resistance Rc needs to be multiplied by the conducting area A, and the product is the
contact resistivity c. However, the determination of current conducting area A can
be tricky. Unlike the vertical structure commonly used in actual power devices, TLM
structure has a lateral current conduction path and inevitably there is current crowding
at the contact edges, which means the contact pad length L cannot be treated as the
eective conducting length. Instead, a transfer length Lt, dened as the distance over
which most of the current transfer between metal and semiconductor, is used for contact
area calculation as seen in Equation 4.9. The Lt value can also be extracted from Figure
4.7 as the intersection between the tting line and x-axis. Now with both Rc and Lt
known, c can be calculated. In most cases, L  Lt, so that tanh (L=Lt)  1, and
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Equation 4.9 can be simplied to Equation 4.10.
c =
V A
I
= RcA = RcZLt tanh

L
Lt

(4.9)
c = RcZLt tanh

L
Lt

 RcZLt (4.10)
4.3 A Review of 3C-SiC Ohmic Contacts
With the limited few studies of 3C-SiC Ohmic contacts, the contact resistivity values
reported uctuate in a big range from 10 1 [102] to 10 5 
.cm2 [103]. As for any semi-
conductor contact study, two topics have been discussed a great deal, surface preparation
and contact metal. For WBG semiconductors there is another one, namely Post Metalli-
sation Annealing (PMA).
Depending on the growth method, 3C-SiC epilayer surface roughness can be quite
dierent from below 1 nm [75] to as high as tens of nm [104]. To obtain a smooth initial
semiconductor surface for Ohmic contact fabrication, polishing is quite often performed
before any further processing. It is shown in [102] that the RMS surface roughness value
dropped from 20 nm to 7.5 nm, and respectively, the contact resistivity value c was re-
duced by one order of magnitude, from 8:610 1
.cm2 to 2:810 2
.cm2. As mentioned
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previously, actual device fabrication process involves a high temperature (> 1400C) post
implantation annealing (PIA) process, which can potentially degrade the surface again
even if polishing was performed. In [75], a thorough discussion was made on the PIA
eects on the 3C-SiC surface morphology and how it is related to the resultant c values.
It was pointed out that although a severe surface degradation can be a major limiting
factor, the c value will not be aected much so long as the surface roughness value stays
below 10 nm.
Quite a few metals, including Al [103, 105{107], Ti [103, 105{107], Ni [65, 102{104,
106{109], Ni/Ti [75, 83, 103], Au/Ti [103], Pt [109], W [65], and TiW [110] have been
studied for 3C-SiC Ohmic contact fabrications, mainly for n-type materials. Amongst
them, Ni seems to be the most favoured one, not only because it can achieve a low c
value, but also the value has been shown to decrease with elevated PMA temperature up
to  1000C [104, 107, 111]. Even though Ti and Al can achieve the same level or even
lower c values, it was previously reported c increases with rising PMA temperature for
these metals, which is an indicator of the Schottky barrier height (B) increase, not to
mention that both of them suer from easy surface oxidation [106]. A summary of studies
on Ohmic contact for n-type 3C-SiC is included in Table 4.2 for reference.
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Table 4.2: A summary of recent Ohmic contact study on n-type 3C-SiC, the contact
resistivity values given are for room temperature.
Contact PMA Semiconductor doping level c Reference
metal conditions (cm-3) (
.cm2)
Al As-deposited 5 1018 N implanted 1 10 4 [105]
Al As-deposited 3 1019 N implanted 6 10 5 [105]
Al As-deposited 1 1020 N implanted 5 10 5 [105]
Al As-deposited 3 1020 N implanted 1:3 10 5 [105]
Al As-deposited/ 6 1019 N implanted 5 10 7/
500C 6 10 5 [107]
Al 300C 6 1018 N implanted 5 10 7 [103]
Al As-deposited/  1 1017 epilayer 2 10 4/
500C 1 10 4 [65]
Ti As-deposited 5 1018 N implanted 7 10 5 [105]
Ti As-deposited 3 1019 N implanted 4 10 5 [105]
Ti As-deposited 1 1020 N implanted 2 10 5 [105]
Ti As-deposited 3 1020 N implanted 1:5 10 5 [105]
Ti As-deposited/ 6 1019 N implanted 5 10 6/
500C 6 10 5 [107]
Ni 1000C Not konwn, epilayer 3:7 10 4 [102]
Ni As-deposited/ 6 1019 N implanted 2 10 5/
500C 5 10 6 [107]
Ni 950C 3 1019 epilayer 1:2 10 5 [103]
Ni As-deposited/ 1 1017 epilayer 5 10 4/
500C 5 10 5 [65]
Ni 1000C 1 1020 P implanted 1:4 10 5 [108]
Ni As-deposited Not known, polycrystal epilayer 1:6 10 6 [109]
Ni 950C 5 1017 epilayer 1:5 10 5 [104]
Ni/Ti 1000C 5 1020 N implanted 8 10 6 [75]
Ni/Ti 1000C 5 1020 P implanted 2 10 5 [75]
Ni/Ti 1050C > 1 1020 N implanted 2 10 5 [103]
Ni/Ti 1000C 5 1019 N implanted 3:2 10 6 [83]
Au/Ti 600C 3 1020 N implanted 1:2 10 5 [103]
Pt As-deposited Not known, polycrystal epilayer 1:2 10 5 [109]
W As-deposited/ 1 1017 epilayer 2 10 3/
500C 2 10 3 [65]
TiW 1000C Not known, epilayer 4:6 10 4 [110]
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4.4 Ti/Ni Ohmic Contacts on n-Type 3C-SiC(001)
From the literature review, it is seen that although some work has been done on 3C-
SiC Ohmic contacts, and low contact resistivity values below 1  10 5
.cm2 have been
reported, the carrier transportation mechanism at the metal/3C-SiC interface was rarely
discussed. In this section, Ohmic contacts were fabricated on nitrogen heavily implanted
3C-SiC(001) lm. Both physical and electrical properties are characterised and discussed,
with an emphasis on the carrier transportation mechanisms.
4.4.1 Experimental details
The electrically activated 3C-SiC(001)/Si samples from last chapter were used as the
substrate for Ohmic contacts fabrication. All samples were annealed without any surface
protection cap layer at 1375C for 1 hour in Ar atmosphere. It has been shown that for
three doping levels (1:5  1019 cm-3, 4  1019 cm-3 and 6  1020 cm-3), the 1h 1375C
process was able to achieve free donor concentration above 1  1019 cm-3, which should
be adequate for Ohmic contact formation. After the Post Implantation Annealing (PIA)
process, all samples went through a standard solvent and RCA cleaning procedure before
conventional TLM structures were fabricated. A Ti(30 nm)/Ni(100 nm) bilayer metal
stack was deposited subsequently in low pressure (2  10 7 Torr) to form direct contact
with the 3C-SiC surface. 4 TLM test structures were fabricated on each sample and all
TLM contact pads are isolated from each other by 1 m thick LPCVD SiO2 to minimize
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the surface recombination and the dimensions of the nal test structure are shown in
Figure 4.8. The surface passivation SiO2 was deposited at  600C in a low pressure
CVD furnace. After the contact metallisation, some of the samples were annealed in Ar
atmosphere for 1 minute at various temperatures.
Figure 4.8: A schematic view of the fabricated TLM test structures with dimensions
specied in m.
4.4.2 Electrical characterisation
The as-deposited contacts exhibit Ohmic behaviour on the two more highly doped (41019
and 6 1020 cm-3) samples but rectifying on the least doped one (1:5 1019 cm-3) as seen
in Figure 4.9. After 1 minute RTA at 1000C in Ar atmosphere, the lowest doped sample
also became Ohmic. IV characterisations were conducted for all 5 samples (4 1019 cm-3,
6  1020 cm-3 as-deposited and 1:5  1019 cm-3, 4  1019 cm-3, 6  1020 cm-3 annealed
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at 1000C) from 25C up to 225C. The calculated c values are plotted against the
measuring temperature in Figure 4.10. It can be seen that after the contact annealing, c
of the 41019 cm-3 doped sample drops signicantly from 710 4
.cm2 to 410 5
.cm2,
and for the more highly doped one (61020 cm-3), from 410 5
.cm2 to 910 6
.cm2.
The lowest doped sample still shows a fairly high c value of 2  10 4
.cm2 after RTA.
The resistivity values mentioned here are for room temperature and averaged from 4 TLM
structures on each sample.
Figure 4.9: Room temperature IV characteristics of as-deposited Ni/Ti contacts on
n-type 3C-SiC with 3 dierent doping levels: 1:5 1019 cm-3, 4 1019 cm-3 and 6 1020
cm-3.
Metallic contacts were known to be formed when metal was deposited onto a semi-
conductor surface with high density dislocations, which can then shunt the space-charge
layer and make eld emission the dominant mechanism [112, 113] regardless of the semi-
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Figure 4.10: Temperature dependence of as-deposited and 1000C annealed Ohmic
contact resistivity.
conductor doping levels. Considering the 3C-SiC layer used in this study was grown on
Si thus contains a large amount of defects, they may have helped towards a lower contact
resistance. However, the \metal shunts" requires the dissolution and recrystallization
of semiconductor in metal, namely additional heat treatment [114]. We believe the as-
deposited Ohmic contacts were obtained more likely by the formation of an impurity band
caused by the excessive doping. In last chapter it has been shown that the activation en-
ergy Ed of nitrogen for 1:5 1019 cm-3 implanted samples is approaching zero (15 meV).
It is reasonable to assume that Ed becomes zero for 4  1019 cm-3 and 6  1020 cm-3
samples, making them behave as degenerate semiconductors [62]. The slowly increasing
sheet resistance with temperature in Figure 4.11 below also favours this idea.
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Figure 4.11: Temperature dependence of as-deposited and 1000C annealed sheet
resistance (averaged from 4 TLM structures on each sample.
Figure 4.10 shows that all Ohmic contacts have very low temperature dependence from
25C up to 225C. As-deposited contacts on the 61020 cm-3 and 41019 cm-3 implanted
samples readily behave as temperature independent, which means the PMA (similarly
\metal shunts") did not play a big role in this. Also, the 1:51019 cm-3 doped sample has
as-deposited rectifying behaviour, therefore not degenerated by the implantation process,
whereas after PMA the c is also thermally stable, namely ruling out the degeneracy
being the main cause. With the 3C-SiC electron eective mass of conductivity 0.32m0
[99], dielectric constant 9.72 [115] known, the characteristic energy E00=kT for the non-
degenerated 1:5 1019 cm-3 doped 3C-SiC/metal interface is calculated [100] to be  1:3,
which means the contact interface should be dominated by TFE, and c should decrease
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considerably with increasing temperature. This is, however, conicting with the Figure
4.10 curves, which, if anything, appear more eld-emission dominated. According to the
conventional Schottky barrier theory [6], the Schottky barrier height reduction B due
to image charges can be calculated by Equation 4.2 using the Ti work function of 4.33 eV,
the 3C-SiC anity of 3.8 eV [95], and a 3C-SiC doping level Nd of 6  1020 cm-3 (100%
activation and ionization assumed), B and B can be calculated as 0.53 eV and 0.4
eV respectively, which shows that even for the highest doping level used in this study,
image force alone is not enough to eliminate the barrier, not to mention that it is known
from last chapter that Nd is overestimated with the actual maximum value being around
7 1019 cm-3.
It was recently reported [116] that the metal-semiconductor interface band bending
can be caused by dopant-induced dipole eld between the interface and the dopant site,
and is more severe in defective regions or when dopants lie closer to the semiconductor
surface, which may explain what is observed in this study. We then believe the thermally
stable c is due to the Schottky barrier elimination caused by the interface band bending.
4.4.3 Surface morphology and microstructure at the metal/3C-
SiC interface
To further conrm the above assumption, a detailed structural view of the implanted
3C-SiC lm can be helpful. TEM was used to observe the as-deposited metal/3C-SiC in-
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terface. The samples were prepared with FIB-SEM utilising a standard lift-out technique,
followed by low energy polishing.
Figure 4.12: TEM images for the as-deposited Ni/Ti/3C-SiC interface: (a) 1:5 1019
cm-3, (b) 4 1019 cm-3 and (c) 6 1020 cm-3.
As can be seen in Figure 4.12c, for the highest doped sample, even after the 1h
1375C PIA, there is still a great amount of line defects (highlighted with red dotted lines)
remaining in the top layer. Since these defects do not extend into the as-grown epilayer,
they can be ruled out as stacking faults and are most likely lattice damages induced by the
ion implantation. In [83], a similar amorphous layer was observed in nitrogen implanted
3C-SiC, and with a 1h 1350C annealing process, the amorphous layer depth and defect
density was found to decrease in more lowly doped samples, also observed here as seen in
Figure 4.12a and 4.12b. According to the dopant position-dependent band bending theory,
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the Schottky barrier elimination at the metal/3C-SiC interface then can be attributed to
the dipole eld created by the excessive lattice defects located near the interface. For the
lowest doped sample, the defect density in the top surface layer was probably not high
enough to atten the barrier, and an additional heat treatment was necessary to bring
the interface to a more suitable position, although some other mechanisms may also have
occurred during the RTA.
Figure 4.13: AFM images for the metal/3C-SiC (6 1020 cm-3) contact surface: (a)
as-deposited, (b) 900C annealed, (c) 1000C annealed and (d) 1100C annealed.
Although the post metallisation heat treatment is found not to change the carrier
transport mechanism, it successfully reduces c values, thus is still vital in achieving
low resistivity Ohmic contacts. As such, it is also studied here for the highest doped
sample who gives lowest c values. AFM results shown in Figure 4.13 indicate a surface
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degradation with the increasing annealing temperature, most likely caused by stronger
silicide reactions.
c values of the as-deposited contact and those annealed (800
C, 900C, 1000C and
1100C) on the 6  1020 cm-3 doped sample are compared in Figure 4.14. It shows a
continuous reduction of contact resistivity from 3  10 5
.cm2 to 9  10 6
.cm2 with
increasing annealing temperature up to 1000C, after which the value increases to 2:5 
10 5
.cm2 at 1100C.
Figure 4.14: Contact resistivity dependence on the PMA temperature for the 6 1020
cm-3 doped sample.
In Figure 4.12 the as-deposited contact interface demonstrates three distinctive layers:
Ni, Ti and 3C-SiC. After 900C annealing (see Figure 4.15a), however, the Ni layer diused
through the Ti interlayer and reacted with the 3C-SiC beneath. According to the EDX
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Figure 4.15: Metal/3C-SiC (6 1020 cm-3) interface structure evolution with the heat
treatment (a) 900C, (b) 1000C and (c) 1100C annealed for 1 min.
81
analysis, the region formed by dark lumps is nickel- and silicon-rich, namely most likely
a nickel silicide layer. Along with the dark lumps there are some small bright dots,
which were found to be carbon-rich. These carbon clusters were commonly found before
inside 4H- and 6H-SiC silicide [117,118] and were considered to increase the interfacial net
carriers, helping to reduce the contact resistivity. With the annealing temperature further
increased to 1000C (Figure 4.15b), the Ti interlayer became less noticeable and a series
of void (highlighted by red dotted circles) emerged along it. These vacancies are caused
by silicon diusion into the nickel (Kirkendall Eect) and will not have an impact on the
contact resistivity, although they are harmful in terms of contacts reliability [119]. The
small carbon clusters spotted previously are shown to expand in Figure 4.15b, which can
be explained by the further reaction of Si with Ni. This further increases the interfacial
carrier concentration, leading to a resistivity drop from 900C to 1000C. At 1100C, even
more severe carbon clustering is observed (Figure 4.15c) with large carbon crystallites
formed. It is hypothesised that the extra active donors generated could be high enough
that Coulomb scattering eects start to dominate and increase the contact resistance.
4.4.4 Silicide phase at the metal/3C-SiC interface
The TEM and EDX results in last section reveal the existence of a  150 nm silicide
layer below the interface, indicating a strong reaction between metal and 3C-SiC during
the PMA. In this section, XRD is applied to further explore the details of the silicide.
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High-resolution XRD was performed using a Panalytical X'Pert ProMRD equipped with
a 4-bounce hybrid monochromator giving pure Cu K 1 radiation and a solid-state Pixcel
detector, the wavelength was 1.540598 _A. The 3C-SiC(200) peak was aligned to maximise
the intensity and minimize the full-width at half-maxima (FWHM). 2   
 \powder"
scans were measured between 35 and 55 2 degrees and the resultant spectrums for as-
deposited contact and those annealed from 500C to 1100C are shown in Figure 4.16.
Figure 4.16: XRD measurements of metal/3C-SiC (6 1020 cm-3) interface after various
temperatures PMA.
As can be seen, between 500C and 600C, a coexistence of Ni2Si(121) and Ni31Si12(300)
are observed. While the Ni31Si12(300) peak gradually vanishes at higher temperature,
Ni2Si(002) appears and continues to enhance all the way to 1100
C. With Ni2Si(121)
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readily formed at 600C and no other phases noticeable above that temperature, the
Ni2Si(002) phase enhancement can be one of the reasons behind the contact resistivity
drop from 800C to 1000C. The Ti interlayer should have reacted with 3C-SiC forming
TiC or Ti3SiC2 [120], but no products are observable probably because the 30nm Ti layer
is too thin.
4.5 Summary
In this chapter, the formation of Ni/Ti Ohmic contacts on nitrogen heavily implanted 3C-
SiC layer are investigated using both electrical and physical characterisation. Temperature
dependent I-V measurements reveal the unique inherent thermally stable feature of 3C-
SiC Ohmic contacts, which is explained by the elimination of Schottky barrier at the
metal/3C-SiC interface. The accumulation type Ohmic contact is possible with 3C-SiC
due to its relatively high electron anity of 3.8 eV and will be dicult to reproduce on 4H-
SiC who has a much lower value of 2.9 eV. Relating TEM results to the literature, dopant
and defect-induced dipole eld was considered to have caused severe band bending at the
metal/3C-SiC interface, and should be the main cause of the temperature independent
c values. As-deposited Ohmic contacts are particular attractive from a fabrication point
of view, since it not only reduces the thermal budget but also eliminates the potential
harms which the contact annealing process can induce to other sensitive device features,
such as Schottky and MOS interface. The lowest as-deposited c value is already quite
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low, around 2  10 5
.cm2 obtained for the highest doped sample. However, there had
been suggestions that the SiC contact resistivity has to be less than 1  10 5
.cm2,
otherwise the advantage of the reduction in specic on-resistance over Si power devices
will be nullied [17]. As a consequence, an extra contact annealing had to be applied
to further reduce c, and the lowest value is  1  10 6
.cm2 obtained for the 6  1020
cm-3 doped sample annealed at 1000C for 1minute. The eect of thermal treatment
after contact metallisation was also examined. XRD results indicated an enhancement
of the Ni2Si(002) phase for annealing temperatures above 600
C, which may have helped
to reduce B. However, it is considered that the reduction of contact resistivity up
to 1000C should be mainly caused by the increment of interface carbon clusters with
increasing annealing temperatures, as revealed by TEM analysis.
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Chapter
5 Study on 3C-SiC/SiO2 MOS Interface
In 1914, Thomson may have been the rst to postulate the existence of eld-eect [121],
which describes the phenomenon that, with an external electric eld being applied on a
semiconductor surface, the concentration or even polarity of free carriers in that region
can be altered. In such a way that the current conduction can be modulated and devices
working on this principle are called eld-eect transistors (FET). The very early FETs
were proposed by Lilienfeld [122] and Heil [123] in 1930s, which included a MOS feature
in the device structure. \MOS" is short for metal-oxide-semiconductor, one of the most
widely seen features in integrated circuits today. Back then, these devices were suering
from unstable electrical performance due to the poor semiconductor/insulator interface
(more frequently called MOS interface), thus did not draw much attention from the in-
dustry. The insulator in a MOS system was introduced to protect the semiconductor
surface from potential damage caused by the electric eld, while on the other hand, the
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amount of charge built up at the MOS interface due to the poor processing environment
led to the shielding of the eld-eect, and cause the device to malfunction [96]. Around
the same period, Bipolar Junction Transistors (BJT) were invented, and proved to be
much more reliable since they do not have a MOS interface. As a result, BJT technology
dominated the transistor market for quite a long time, until 1970s, when the computer
industry started to develop. Computer microprocessors and memories favour the idea of
fabricating multiple transistors on a single chip rather than discrete transistors, since more
devices and therefore more operations per unit area can be achieved in this way [124].
The features of MOSFET technology such as low fabrication cost, large yield, and partic-
ularly, improving performance with smaller dimensions seemed very attractive. Also, the
MOS interface quality had been greatly improved by Kahng and Atalla, by using Si as
the substrate and thermally growing oxide on top of it [125]. In spite of that, MOSFETs
have been mainly used for low power applications, due to the rapidly increasing of devices
resistance with voltage and operating temperature. The adoption of WBG semiconduc-
tors enables MOSFETs to be used in power electronics applications with much higher
power levels. While the Si/SiO2 interface has been intensively studied and the technology
is very mature, the SiC/SiO2 interface is still an active topic, revealing many challenges.
We will now describe the operation principles of MOS devices and discuss trap models
developed for the MOS interface. Previous eorts for improving the SiC/SiO2 MOS inter-
face are also discussed. Finally, commonly used MOS characterising tools are introduced,
and applied to the 3C-SiC/SiO2 interface.
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5.1 MOS Technologies: Theories and Applications
5.1.1 Ideal MOS interface
To demonstrate how the eld-eect works in a MOS structure, the energy band diagram
is a useful tool, which is shown in Figure 5.1 for an ideal MOS interface with main energy
levels specied. An n-type semiconductor is discussed here, but the principle applies to
p-type materials as well.
Figure 5.1: Energy band diagram for an ideal MOS interface (n-type semiconductor) in
at band.
The ideal MOS interface is based on one important assumption: the metal Fermi level
aligns with that of the semiconductor Ef , and this is described by Equation 5.1 below:
M = +
Eg
2
 	B = + Eg
2
  kT
q
ln

Nd
ni

(5.1)
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Where  is the semiconductor anity, Eg is the band gap, Nd is the free donor
concentration and ni is the intrinsic carrier density. It should be noted that in Equation
5.1, the intrinsic level is approximated to be at half band gap, which is reasonable for SiC,
whose electron and hole eective masses are similar. While for some other materials, such
as GaAs whose electron eective mass is 10 times smaller than the hole, this approximation
does not stand true and the intrinsic Fermi level sits much closer to the conduction
band. Figure 5.1 illustrates the interface situation when metal and semiconductor reach
equilibrium, namely no free carrier exchanges in-between. Without band bending, this
is called the at band condition, and the external voltage bias required to achieve this
condition is called at band voltage Vfb. For an ideal MOS interface, Vfb = 0 (Figure 5.1),
while in real situations there is usually a dierence between M and Ef , and an extra
gate bias (Vfb 6= 0) is necessary to achieve the at band.
Figure 5.2: Energy band diagrams for an ideal MOS interface (n-type semiconductor) in
(a) accumulation, (b) depletion and (c) inversion.
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For n-type semiconductors, electrons are the majority carriers in the semiconductor
bulk and are represented by circles with negative signs in Figure 5.2. In the case of
a positive gate bias being applied to the gate electrode, electrons are attracted to the
MOS interface, and an excess of electrons will accumulate at the oxide/semicondcutor
interface, the Fermi level Ef now moves closer to the conduction band edge Ec, causing
the semiconductor band bending downwards as seen in Figure 5.2a. In this case, the
semiconductor does not deplete due to the high electron concentration in the surface
region, consequently the gate bias is supported solely by the oxide. However, if the gate
bias is negative, then the metal becomes negatively charged and consequently electrons
will be repelled away from the MOS interface and holes (circles with positive signs in
Figure 5.2) are attracted to the surface instead. With fewer electrons at the surface,
Fermi level departs away from the conduction band and the semiconductor bands bend
upwards as seen in Figure 5.2b. With much fewer majority carriers (electrons) available in
the surface region, the semiconductor depletes signicantly under the bias and therefore
partially supports the gate voltage. With a larger gate bias going more negative, there
will be a point when the number of holes becomes more than the equilibrium density of
electrons, namely the n-type semiconductor surface will be inverted to become p-type.
In inversion, the semiconductor energy bands bend even more upwards, and Ef goes
below the intrinsic level Ei as seen in Figure 5.2c. The gate voltage required for the
semiconductor surface entering strong inversion is called threshold voltage Vth.
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5.1.2 Working principles of MOSFETs
To explain how the eld-eect is used to modulate current conduction in a MOSFET, the
n-channel lateral MOSFET in Figure 5.3 is used as an example.
Figure 5.3: Lateral n-channel MOSFET operating in (a) o state, (b) on state-linear
region and (c) on state-saturation region.
With the p-type region lying in between two n-type regions (source and drain), the
device will not be able to conduct current even if an external bias is applied between drain
and source (Vds > 0), as one of the PN junctions will be reverse biased and therefore in
a blocking state. Since the source is usually grounded, Vg and Vgs are interchangeable.
As long as Vgs stays below Vth, lateral MOSFET stays in the o-state as shown in Figure
5.3a with only thermally generated leakage current at the reverse biased drain/substrate
junction. When Vgs goes above Vth, namely at the onset of strong inversion, current
conduction becomes possible due to the substrate surface region being inverted (n-type),
thus creating a channel between source and drain as seen in Figure 5.3b. In the case
of low conduction current Ids, there is only a small voltage drop Vds along the channel,
which makes the channel almost uniformly charged, namely constant thickness. In this
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condition, drain current increases with both Vds and Vgs, and almost linearly with Vds
for a xed Vgs, as shown by the linear region in Figure 5.4. However, if Vds is increased
further, then it is no longer negligible compared with the gate bias Vgs. Which means
the eective gate bias is weakened along the channel, mostly in the drain end, leading to
a tapered wedge shape. When Vds becomes so high (Vds = Vgs   Vth) that the eecive
Vgs becomes zero in the drain end, the conduction channel is pinched o, and becomes a
triangular shape as shown in Figure 5.3c. In this condition, Ids saturates at a value which
is solely dependent on Vgs as seen in the Figure 5.4 saturation region.
Figure 5.4: Typical MOSFET forward conducting curves with linear and saturation
regions dened [126].
The importance of channel resistance Rch for a MOSFET, particular in low and
medium voltage applications, has been emphasized in Chapter 1. The analytical model
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Equation 5.2 is given below for calculating Rch [126]:
Rch =
Lch
ZchchCox(Vgs   Vth) (5.2)
Where Lch is the channel length shown in Figure 5.3a, Zch is the channel width in the
third dimension, Cox is the oxide capacitance per unit area, and ch is the channel carrier
mobility. Usually the dimensions Lch, Zch are dened by length of the device and Cox,
Vth, Vgs are dictated by physical and operational considerations, which leaves ch the key
factor determining the nal channel resistance.
5.1.3 Degradation of channel mobility
Figure 5.5 provides a general view of how channel mobility is aected by various scattering
mechanisms. Apart from phonon and Coulombic scattering mechanisms who are also
present in the bulk region, there is an extra surface roughness scattering in the channel
region. When the eective gate eld is low, there are fewer carriers in the channel,
thus the channel mobility is mainly dominated by the Coulomb scattering caused by
interface traps and ionized dopants. In this condition, less scattering centres and higher
carrier concentration (higher gate bias) can improve the channel mobility. As the gate
eld increases to a medium value when there are many carriers in the channel that the
scattering centres eect is screened, phonon scattering becomes the dominant mechanism.
In this case, the channel mobility decreases with elevated temperature and higher carrier
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Figure 5.5: General view of the MOSFET channel mobility as a function of the gate
electric eld under the inuence of Coulombic, phonon and surface roughness scattering.
concentrations. Finally, if the gate eective elds gets too high and attracts too many
carriers in the channel, this will cause a signicant reduction of the channel width. Since
the channel carriers get really close to the MOS interface, the surface roughness scattering
becomes important and now the channel mobility drops rapidly with gate eld.
Phonon scattering is attributed to lattice vibrations and little can be done about
it. The other two mechanisms, however, are much more process dependent and can be
optimised by experimental work. Even though surface roughness scattering only becomes
dominant in high electric eld as seen in Figure 5.5, the carrier mobility can still be
considerably reduced near a rough surface even in a low gate bias. Coulombic scattering
discussed here mainly refers to the extra charges near the MOS interface caused by oxide
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charges and interface states. The common impurity scattering still occur regardless of the
interface charges in the way that a more heavily doped channel region will lead to a lower
channel mobility. In short, a signicant degradation of channel region carrier mobility
can be avoided by maintaining a smooth oxide/semiconductore interface and minimising
the extra interface charges.
5.1.4 Charge eects at the MOS interface
In Section 5.1.1, MOS interface was considered as ideal, while in real life oxides often
have defects acting as carrier leakage paths and cause early breakdown. By trapping and
discharging carriers during the MOS device operation, these defects are the main reason
behind the severe Coulombic scattering at the MOS interface. Extra charges found in
most MOS systems are categorised into four groups, namely mobile charges, xed charges,
oxide trapped charges and interface charges. A schematic diagram indicating the general
location and polarity of various charges are shown in Figure 5.6.
Mobile charges arise from metal ionic impurities (such as Na+) introduced during the
device fabrication process and can move freely in the oxide with a gate bias. Since they
are positively charged, they will attract semiconductor electrons to the surface and induce
extra band bending, leading to a shift of Vfb from the ideal value. However, this shift is
non-reproducible since the movement of mobile charges are quite random. Mobile charges
are highly uncontrollable thus must be minimised through a clean and careful fabrication
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Figure 5.6: Common oxide charges at MOS interface with locations and charge polarity
indicated.
process.
In contrast to mobile charges, xed charges refer to those who do not move with gate
biases. The origin of xed charges is believed to be the excessive ions left near the interface
after the oxidation process termination [127]. They are usually located in the oxide and
close to the MOS interface as shown in Figure 5.6. Fixed charges can be either positive or
negative, and the total amount depends heavily on the oxidation condition. Since xed
charges stay close to the interface, they also aect the semiconductor band bending. As
a result, a shift of Vfb from the theoretical value is again observed, only this time it is
xed.
Interface charges, which as the name suggests, sit at the MOS interface. The energy
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Figure 5.7: Si dangling bonds (a) without passivation and with (b) hydrogen passivation
at the SiO2/Si interface [128].
levels of these traps are in the semiconductor band gap, consequently they can act as
carrier traps charging/discharging with the bulk semiconductor carriers during device
operation. And since these traps are right at the MOS interface, they can considerably
scatter the channel carriers much more than other charges. The origins of interface traps
vary among dierent MOS systems. For Si/SiO2, most of the interface traps come from
unterminated Si dangling bonds as shown in Figure 5.7a. H2 annealing after the gate
oxidation is typically applied to passivate the unterminated Si dangling bonds (Figure
5.7b).
Unlike the previous three, oxide trapped charges are induced by the device operation
rather than the fabrication process. Both thermally grown and deposited oxide layers
contain intrinsic defects such as oxygen vacancies [129]. Although these defects are elec-
trically neutral, during device operations, carriers may be injected into them and make
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them either negatively or positively charged. For states very close to the MOS interface
which are able to be charged and discharged during device operation, these oxide trapped
charges eectively behave as interface traps, while those further away are similar to xed
charges.
5.1.5 SiC/SiO2 interface traps
With all the superior electrical performance of SiC introduced in Chapter 1 and the
ability to be thermally oxidised, it is no surprise that there are a lot of interests in
making SiC MOS devices. The most commercialised form of silicon carbide, namely 4H-
SiC is naturally mostly studied. The hexagonal lattice of 4H-SiC means there will be
several faces available for oxidation. Most of the work has been devoted into the (0001)
Si-face, the only one readily available in commercial wafers. The following discussions
are therefore mainly focused on the (0001) Si-face. There have been studies suggesting
that MOS interface traps for all SiC polytypes are similar [130], thus the study on the
4H-SiC/SiO2 interface also provides a great insight into the 3C-SiC/SiO2 interface.
Unfortunately, the 4H-SiC/SiO2 interface turns out to be quite poor and the electrical
performance is not even close to the Si case. The interface trap density (Dit) at an as-
grown 4H-SiC/SiO2 interface is typically close to 1 1013 cm-2eV-1, which is hundreds of
times higher than the Si/SiO2 interface [131]. The channel mobility generally decreases
with increasingDit, thus the latter is commonly used as an indicator for the MOS interface
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quality. With decades of study, the mechanisms causing the poor 4H-SiC/SiO2 interface
are still not fully understood. In [129], a discussion was made on the potential origins of
interface traps and two sources were identied, rst of which is the carbon accumulated
at the MOS interface during the SiC oxidation process. The reactions occurring during Si
and SiC oxidation processes can be generally expressed by reactions 5.3 and 5.4 as below:
Si(s) +O2(g)! SiO2(s) (5.3)
SiC(s) + xO2(g)! SiO2(s) + CO=CO2(g) (5.4)
Depending on the oxygen pressure, there may be some intermediate reactions [132]
but it can be seen that SiC oxidation is accompanied by the release of gaseous carbon,
either CO or CO2. However, the increase of oxide thickness makes it more dicult for
carbon to escape after the oxidation process goes on for a while and the reaction 5.5 may
occur instead:
SiC(s) +O2(g)! SiO2(s) + C(s) (5.5)
The theory of carbon failing to escape through thicker oxide naturally leads to the idea
that there should be less carbon at the MOS interface with thinner oxide. Indeed, a recent
study [133] demonstrated an almost ideal SiC/SiO2 interface with a very thin oxide layer
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( 14 nm), the Dit value was below 1 1011 cm-2eV-1. However, a certain oxide thickness
( 50 nm for SiC MOS devices) is necessary for a reasonable Vth to prevent devices from
being accidently switched on, which means very thin gate oxide is not practical. Thin
thermally grown oxide with deposited oxide on top of it may be an option but still not
easy, since deposited oxide is known to contain many more defects than thermally grown
ones [134]. This leads to the second source of SiC/SiO2 interface traps, namely oxide
defects. Oxide defects induced traps are essentially the oxide trapped charges mentioned
before. In SiC/SiO2 study they are also known as \near-interface traps" since they do
not actually sit at the interface but instead are located in the SiO2 very close to the
interface. For Si, energy levels of oxide trapped states are in the conduction band thus
not electrically active. For SiC, however, whose band gaps are 2-3 times wider, many
of the oxide trapped charges are located in the band gap, and are electrically active, as
has been conrmed by photon stimulated electron tunnelling [135]. The near-interface
traps have time constants much smaller than the carbon-cluster related traps, thus are
also called fast traps while the latter known as slow traps.
A schematic representation of the carbon cluster model is illustrated in Figure 5.8 with
energy levels of the traps specied. Due to the much lower mobility of holes compared with
electrons, SiC MOS devices are almost exclusively based on n-channel design, naturally
the traps scattering the channel carriers most are the ones located close to the conduction
band edge. Figure 5.8 shows the 4H-SiC conduction band edge is mostly aected by
near-interface traps and -bonded carbon clusters, with the former being more dominant.
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Figure 5.8: Schematic representation of the \carbon cluster model" [136].
Both of these traps are accepter-like namely negatively charged when occupied, which
can explain the quite positive Vfb values often observed for 4H-SiC MOS devices. On
the other hand, 3C-SiC is free from near-interface traps attributed to a smaller band
gap, but is still troubled by -bonded carbon clusters. These carbon clusters near the
3C-SiC conduction band edge are donor-like, thus positively charged if occupied, which
means the resultant Vfb may be more negative. Dangling bonds still contribute to some
of the interface states here, but are only secondarily concerns. Consequently for SiC,
H2 annealing is not as eective as it is for Si. Other techniques have to be explored for
SiC/SiO2 interface optimisation.
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5.1.6 SiC/SiO2 interface treatments
The eorts put into improving the SiC/SiO2 interface can be divided into three groups,
namely Post-Oxidation Annealing (POA), channel counter-doping, and high temperature
oxidation.
Up to now, nitridation may be the most widely used method to improve the 4H-
SiC/SiO2 interfaces. It is usually achieved by annealing thermally grown gate oxides
in nitrogenous trace gases environment (NO or N2O), called post-oxidation annealing.
During the annealing process, it is believed that the N-O bond breaks at high temperature
and supplies free oxygen which oxidises 4H-SiC [137], consequently nitridation by POA is
accompanied by a further growth of the oxide, although not signicantly. Sometimes gate
oxide can also be directly grown in such an atmosphere to obtain similar benets. Previous
X-ray Photoelectron Spectroscopy (XPS) results demonstrated that after NO/N2O POA,
there were xed nitrogen atoms near the interface with an area density around 1  1014
cm-2 [138], even after removing all the oxide by a hard HF etching. This suggests that
nitrogen atoms were strongly bonded to 4H-SiC substrate. There has been evidence
showing the nitridation process reduced both carbon related traps and near-interface
traps [139], even though there is still no complete theory established to explain it. The
near-interface traps are probably reduced by the formation of an oxynitride layer between
4H-SiC and gate oxide, which redenes the oxide/semiconductor boundary [140] so that
oxide trapped charges are no longer near the interface. In terms of the carbon clusters,
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they are probably decomposed by inserted nitrogen atoms, which shift the energy levels
of remaining clusters deeper into bandgap, namely further away from the conduction
band edge so are less eective in terms of scattering channel carriers [141]. Apart from
NO/N2O, it was reported that annealing the gate oxide in a phosphorous trace atmosphere
(POCl3 [142] or P2O5 [143]) also led to a channel mobility improvement, although it
introduced severe threshold voltage instability as a result of SiO2 being converted into
phosphor silicate glasses. Reducing the number of interface traps by introducing extra
atoms into the interface is called passivation, and regardless of the source (N or P), it is
always required that enough foreign atoms diuse through the gate oxide and reach the
MOS interface. Certainly higher annealing temperature and time duration will help with
that, as long as the SiO2 crystal structure is still well preserved. However, due to the very
low diusion coecient of nitrogen in SiC as mentioned in Chapter 3, nitrogen atoms
incorporated through POA saturates only within a monolayer deeper into the interface
[144], and consequently the mobility value does not increase further and the peak value
typically stays around 40 cm2/V.s [145]. Phosphorous has a higher saturation density
than nitrogen in 4H-SiC, but still, the peak mobility value stays around 80 cm2/V.s [146]
regardless of further increased annealing time durations.
The limitation of thermal diusion naturally leads to the idea of incorporating more
passivating atoms into the interface by ion implantation, which is also known as chan-
nel counter-doping. 4H-SiC MOSFETs were fabricated on nitrogen implanted substrates
and higher peak channel mobility ( 60 cm2/V.s) than un-implanted or even NO/N2O
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annealed samples was observed [147{149], before the mobility curve becomes signicantly
distorted by a dose level of 2:21014 cm-2. The success of counter-doping technique brings
in another possible explanation [149] other than the defects passivation for the improved
4H-SiC/SiO2 interface. With the channel surface being partially compensated by the
nitrogen implantation, a depletion region is formed between the thin counter-doped n-
type surface and the underlying p-type channel region. The n-type counter-doped surface
may be positive charged even without any gate bias due to the p-n junction depletion.
In inversion mode, higher carrier mobility can be achieved since these positive charges
will cancel part of the negative electric eld build in the channel region, reducing the
surface roughness scattering. Apart from nitrogen, other elements were also studied for
the counter-doping. In [150], a variety of ions including B, N, F, Al, P and Cl were
individually implanted into a 4H-SiC substrate, which was then oxidised to make MOS
capacitors. It turned out only group V elements (N and P) led to a reduced Dit while the
others increased it. A negative shift of Vfb is always observed for N or P counter-doped
MOSFETs, a natural result of the channel being partially compensated. For devices
fabricated with N or P based POAs, similar negative shifts were also observed, which
suggests that counter-doping may have occurred in POAs through minor thermal diu-
sion, making it dicult to distinguish the eects from passivation and counter-doping.
More recently [151], counter-doping 4H-SiC MOSFET channel using Sb was studied and a
peak eld-eect mobility as high as 80 cm2/V.s was obtained. The fact that the mobility
value dropped to almost zero at 70 K (Sb freezes out) conrmed the improvement is not
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achieved by defect passivation, since otherwise the mobility should only be inuenced by
SiC electrons and the Sb freeze-out will have minimal eect. Further processing the Sb
counter-doped sample with NO POA led to an increased channel mobility in all tempera-
tures including 70 K, which suggests that the counter-doping and defects passivation may
be two independent mechanisms yet both increase the channel mobility.
Both previous methods introduce extra foreign element atoms to the SiC/SiO2 sys-
tem. It will be ideal to have an as-oxidised MOS interface free from excessive interface
traps. High temperature oxidation is considered as a possible solution. It was rstly
reported in [152] that Dit decreases with increasing oxidation temperature, which was re-
lated to a reduction of SiCxOy near the interface at higher oxidation temperature. More
recently [153], a channel mobility of 40 cm2/V.s was reported for 4H-SiC MOSFET with
gate oxide thermally grown at 1500C without any further treatment, and the XPS mea-
surement suggests a reduction of carbon near the interface. The mechanism behind high
temperature oxidation is still unclear and needs to be explored further.
The 3C-SiC/SiO2 interface is much less studied than 4H-SiC. Past literature reveals
the benets of including hydrogenation processes either during gate oxidation or via POA,
which decreases Dit as well as eectively reduces positive xed charges [154, 155]. Thus
wet oxidation/POA is frequently used in 3C-SiC MOSFET fabrication [156, 157]. In
terms of nitridation, extra deep interface traps revealed by the double peak conductance
spectra were found fromMOS capacitors fabricated using direct N2O oxidation and oxygen
oxidation on nitrogen implanted lms [154,158]. The ineciency of the nitridation process
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for 3C-SiC is strange since according to the carbon cluster model shown in Figure 5.8,
the 3C-SiC/SiO2 interface is dominated by -bonded carbon clusters, which should be
reduced by the nitridation process just as 4H-SiC. Recent results on fabricating 4H-SiC
and 3C-SiC MOSFETs are summarised in Table 5.1.
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Table 5.1: Recent results on 4H and 3C-SiC MOSFET fabrications.
Substrate Channel Gate oxidation POA Peak channel Ref.
material doping treatment mobility
4H-SiC 5 1015 cm-3 O2 dry oxidation NO anneal 48 cm2/V.s [145]
Si-face p-type epilayer at 1150C at 1175C
for 7 hours for 4 hours
4H-SiC 8 1015 cm-3 O2 dry oxidation POCl3 anneal 90 cm2/V.s [150]
Si-face p-type epilayer at 1200C at 1000C
for 2.5 hours for 10 mins
4H-SiC 6 1015 cm-3 O2 dry oxidation Sb 65-80 cm2/V.s [151]
Si-face p-type epilayer at 1150C implanted
for 11 hours channel
3C-SiC 2 1017 cm-3 O2 wet oxidation O2 wet 165 cm2/V.s [156]
on Si p-type epilayer at 1150C re-oxidation
(CVD) for 2.5 hours at 950C
followed by Ar for 2 hours
annealing at 1150C
for 30 mins
Free 1 1016 cm-3 O2 dry oxidation O2 wet 229 cm2/V.s [159]
standing p-type epilayer at 1100C, followed re-oxidation
3C-SiC by Ar annealing at 800C
at 1150C for 30 mins
for 30 mins
Free 7 1016 cm-3 O2 dry oxidation O2 wet 5-10 cm2/V.s [160]
standing p-type epilayer at 1100C re-oxidation
3C-SiC for 90 mins at 950C
for 3 hours
Free 1 1018 cm-3 O2 dry oxidation O2 wet 40 cm2/V.s [161]
standing Al implanted at 1100C re-oxidation
3C-SiC for 90 mins at 950C
for 3 hours
Free Not known O2 wet oxidation None 150 cm2/V.s [162]
standing Al implanted at 1150C for [110] and
3C-SiC 300 cm2/V.s
for [-110]
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5.2 MOS Interface Characterisation Tools
Interface trap density Dit is the mostly used indicator for evaluating a MOS interface
electrical performance. Consequently it is crucial to be able to accurately measure it and
this section introduces the most commonly used characterising tools.
5.2.1 Capacitance-voltage method
Dit is usually obtained by performing Capacitance-Voltage (C-V) measurements on MOS
capacitors. A conventional vertical n-type MOS capacitor is shown in Figure 5.9, which
can be represented by two capacitors (Cox and Cs) connected in series.
Figure 5.9: A conventional n-type MOS capacitor structure and the simplied circuit
graph.
In a C-V measurement, Vgs is swept from negative to positive or opposite to cover
108
accumulation, depletion and inversion modes. The sweeping stops at each voltage step for
a while to allow for the capacitor charging up, during which short period the displacement
current is measured, and by integrating the current over time the stored charge Q is
obtained. Since C = Q=V , the device capacitance is also obtained and can be plotted as
a function of Vgs. In accumulation, the excessive electrons at the MOS interface shorts
the semiconductor, thus measured capacitance only comes from the gate oxide. With
the capacitor going into depletion mode, the mobile electrons move below the depletion
layer. Now the measured capacitance is a series combination of oxide capacitance Cox and
semiconductor depletion region capacitance Cs. Inversion mode is similar to accumulation,
except that now it is the mobile holes shorting the semiconductor, and the measured
capacitance again equals Cox. The MOS interface reaches equilibrium at every sweeping
step during the gate sweep, thus it is called quasi-static measurements.
C-V characterisation can also be performed by adding a small AC (mostly sinusoidal)
signal into Vgs and measure the impedance directly. If the applied AC signal has a very
high frequency, the gate electric eld oscillations may be too fast for channel carriers to
follow, because the minority carrier generation is usually a slower process. As a result, the
measured inversion capacitance is xed regardless of Vgs. In both accumulation and de-
pletion modes, devices are dominated by the majority carrier diusion, thus the measured
capacitance is almost the same regardless of the AC signal frequency. If the frequency
is suciently low, minority carrier generation is able to follow the AC signal, then the
resultant CV curve is similar to quasistatic.
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Figure 5.10: A conventional n-type MOS capacitor structure and the simplied circuit
diagram.
Until now, discussions are based on conventional semiconductors such as Si. It is
previous introduced in Chapter 1 that WBG semiconductors have very low intrinsic carrier
density, which is proportional to the carrier generation-recombination rate. As a result,
for SiC MOS capacitors, the inversion channel cannot be formed for room temperature
measurements, because the minority carrier generation is so slow that it cannot even
catch up with the DC Vgs sweeping rate. Without inversion, the measured capacitance
will continue to decrease due to the further depletion of the semiconductor as seen in
Figure 5.10, thus called deep-depletion.
Apart from Dit estimation, C-V measurement also provides useful information of the
MOS system being studied. First of all, since the measured capacitance in accumulation
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Figure 5.11: 1/C2-V of an n-type semiconductor MOS capacitor.
mode is basically Cox, the oxide thickness tox can be calculated following Equation 5.6 [60]:
tox =
"ox"0A
Cox
(5.6)
Where "ox is the oxide dielectric constant, "0 is the vacuum permittivity, A is the gate
area. By converting the C-V curve into 1/C2-V, Vfb can be identied as the lower knee
as seen in Figure 5.11. Moreover, the n-type semiconductor free donor Nd can then be
extracted from the slope of 1/C2-V curve using Equation 5.7 as below [60]:
Nd =
2
q"s"0A2
d(1=C2)
dVg
(5.7)
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And the depletion region width W obtained [60]:
W =
"0"sA
C
(5.8)
In such a way C-V measurements can be used for semiconductor doping level estima-
tion as introduced previously in Chapter 3.
With the extracted Cox, Nd values and providing other basic parameters known, the
theoretical C-V curves for the studied MOS system free from any traps can be gener-
ated. More detailed information can be found in [60], here only the most relevant one
namely the deep-depletion model which applies to both high and low frequency for SiC,
is demonstrated and used in following work [60]:
Cs:dd =
Coxp
1 + 2(Vg   Vfb)=V0
(5.9)
and V0 is further dened as below:
V0 =
q"s"0Nd
C2ox
(5.10)
The total SiC MOS capacitor is simply the series of oxide and depletion region capac-
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itance as below:
Cdd =
1
1
Cox
+ 1
Cs:dd
=
CoxCs:dd
Cox + Cs:dd
(5.11)
The theoretical C-V curve, however, is usually quite dierent from the experimental
results. The extra charges introduced in section 5.1.4 distort the theoretical curve in
dierent ways as shown in Figure 5.12 below and are introduced in the following.
Figure 5.12: Schematic representation of how various oxide traps distort an ideal n-type
SiC MOS capacitor C-V curve.
The hysteresis between C-V curves (red dashed lines) obtained from bi-directional
measurements (\double sweep") is caused by mobile charges and is not repeatable. Con-
sequently, a quantitative analysis for the mobile charge cannot be achieved by C-V meth-
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ods.
The Vfb shift caused by xed charges (green dashed line), however, should stay as the
same with repeating measurements. The xed charge density Dfix is usually expressed in
specic area (cm-2) and can be calculated from Vfb as below:
Dfix =
VfbCox
q
(5.12)
For a non-ideal n-type MOS interface, the theoretical at band voltage Vfb;ther can be
calculated as below with all the parameters dened before:
Vfb;ther = M     Eg
2
+
kT
q
ln
Nd
ni
(5.13)
As mentioned in Section 5.1.4, some oxide trapped charges act as xed charges if being
occupied, yet they can not be distinguished from the real xed charges by C-V methods.
5.2.2 Terman method
For interface trapped charges, if the experimental C-V curve was obtained at suciently
high frequency, interface states are not able to follow thus do not contribute any capac-
itance. However, interface trapped charges do follow the much slower DC Vgs sweeping.
And due to their communications with the semiconductor, extra gate bias is necessary
to reach the same capacitance level. As a consequence, the experimental C-V curve is
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stretched out along the x-axis (blue dashed lines) as seen in Figure 5.12 and Dit can be
estimated as below:
Dit =
Cox
q2
dVgs
d's
(5.14)
Where 's is the semiconductor surface potential and Vgs is the dierence between
experimental and theoretical Vgs to achieve a same capacitance level. Dit as a function of
's is obtained. And by converting 's into the corresponding energy position within the
band gap as below following Equation 5.15, a plot of Dit distribution within the bandgap
can then be obtained.
Ec   Et = Eg
2
+ 's   kt
q
ln
Nd
ni
(5.15)
Where Ec Et represents the relative energy position of the interface traps with respect
to the conduction band edge.
Since it is dVgs=d's which determines Dit, the Vgs shift caused by xed charges is
not an issue thus Dit can still be extracted for MOS interface troubled by xed charges.
This method was developed by Terman and it requires only one high frequency C-V curve
thus quite convenient. Generally, Terman method is considered to be useful for measuring
Dit values above 11010 cm-2eV-1 [163]. However, the accuracy has long been questioned
due to the fact that even above 1 MHz, C-V curves still have capacitance contributions
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from interface traps, which is non-negligible compared with Vg, particular for thin oxide
devices [164]. Also, the theoretical high frequency C-V curve generation depends heavily
on the accuracy of input parameters. As such, nowadays Terman method is no longer
commonly used for SiC/SiO2 interface characterisation.
5.2.3 High-low method
Figure 5.13: Modied measuring circuit diagram for the high-low C-V method.
Combined high-low C-V measurement has been the most popular technique in decades.
At high frequency, again the interface traps are assumed not contributing to the measured
capacitance. For low frequency measurement, however, the interface traps do respond to
the AC probe frequency, consequently the eective measurement circuit is modied to
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what is shown in Figure 5.13. Based on this model, the low frequency capacitance can be
expressed by Equation 5.16. The contribution from interface traps capacitance Cit leads
to a high-low C-V curve dierence, behaving as an extra hump within the low frequency
curve compared to the high frequency as shown later.
Clf =
1
1
Cox
+ 1
Cs+Cit
(5.16)
Since Dit = Cit=q
2, rearrangement of Equation 5.16 leads to the expression of Dit as
a function of measured capacitances:
Dit =
1
q2

CoxClf
Cox   Clf   Cs

(5.17)
Since Equation 5.11 applies to both high and low frequency then there is :
Cs =
CoxChf
Cox   Chf (5.18)
Where Chf is the measured high frequency capacitance, and by substituting Cs in
Equation 5.17, there is:
Dit =
Cox
q2

Clf=Cox
1  Clf=Cox  
Chf=Cox
1  Chf=Cox

(5.19)
For high-low C-V method, 's can be calculated from Clf as below and then again can
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be converted to trap energy positions:
's =
Z Vgs
Vfb

1  Clf
Cox

dVgs (5.20)
High-low method eliminates the errors induced by theoretical C-V curve generation,
but it only gives Dit values for a limited range within the band gap, starting from about
0.2 eV away from the conduction band edge. This is, however, not a big issue since as said
in Section 5.1.5, these traps cause most severe scattering. The range 0.2-0.6 eV from the
conduction band edge is mostly used in literatures for Dit estimation and will be adopted
in following work.
Both methods introduced before are based on the assumption that interface traps do
not contribute to the measured high frequency capacitance. However, there are reports
suggesting that for 4H-SiC, some of the very fast traps can respond to the AC signal even
above 1 MHz [165]. Also, the surface potential uctuation  can be quite large for non-
uniform MOS interface, which is the case of SiC/SiO2. This leads to a large dispersion of
the trap time constant [166]. This dispersion broadens the transient range between high
frequency and low frequency behaviours and causes an underestimation of Dit.
5.2.4 Conductance method
The conductance of a MOS capacitor is an indicator of the carriers capture-emission,
namely can also be used to estimate Dit. By embedding the carriers capture-emission
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(represented by resistance Rit), the measuring circuit is as shown in Figure 5.14a, which
can be further simplied into Figure 5.14b using a parallel capacitance Cp and parallel
conductance Gp.
Figure 5.14: Equivalent circuits for conductance method (a) measuring and (b)
simplied circuit.
Quite often the ratio Gp=! is used as an indicator and can be calculated from the
experimentally measured conductance Gm as below:
Gp
!
=
!GmC
2
ox
G2m + !
2 (Cox   Cm)2
(5.21)
Where ! is the AC signal measuring frequency (rad/s), Gm is the measured conduc-
tance and Cm is the measured capacitance. There is also a theoretical Gp=! model as
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described by Equation 5.22 [167]:
Gp
!
=
q
2
Dit
!it
1p
22
Z 1
 1
ln

1 + (!it)
2 e2's

e 
'2s
22 d's (5.22)
Where it is the trap time constant and  is the surface potential uctuation.
By adjusting Dit, it, and  values in Equation 5.22, the theoretical curve of Gp=!
as function of ! can be tted with the experimental curve obtained from Equation 5.21.
Although a more complete analysis covering Dit, it, and  can be achieved, conductance
method is not as much used as high-low CV due to the amount of work involved in making
CV measurements in a wide range of frequencies and performing the curve tting.
5.3 Dit study of 3C-SiC/SiO2 interface
The oxidation temperature eect on the 3C-SiC/SiO2 interface was investigated by fab-
ricating MOS capacitors and evaluating the Dit values. For the rst time, oxidation
temperature above 1200C was used to fabricate 3C-SiC MOS devices. Nitridation pro-
cess was also applied to clarify the conicts between previous reported results and the
carbon cluster model mentioned in section 5.1.6.
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5.3.1 Experimental details
The material used for the MOS capacitors fabrication was again 10 m thick n-type 3C-
SiC(001)/Si wafers provided by NOVASiC. The 3C-SiC epilayer was unintentionally doped
with nitrogen background doping below 1  1017 cm-3. Since the interface of interest is
between SiO2 and the n-type 3C-SiC epilayer, the 3C-SiC/Si heterojunction can be rather
disturbing in a conventional vertical structure. To exclude the heterojunction from the
test circuit, a lateral structure shown in Figure 5.15b was adopted. An inner dot is
surrounded by a much bigger ring with a gap in between. With both ends on top, the
test circuit can be considered as two capacitors C1 and C2 connected in series and since
C2  C1, the measured capacitance Cm  C1 as below:
1
Cm
=
1
C1
+
1
C2
 1
C1
(5.23)
Lateral MOS capacitors were fabricated on 14 mm  14 mm chips cut by laser. Apart
from the solvent and RCA cleanings, all samples went through an extra 15 mins Piranha
clean. The gate oxide was grown in a custom designed SiC oxidation furnace (shown in
Figure 5.16) based in the Science City Clean Room, University of Warwick. The furnace
tube is made from 6H-SiC so it can sustain very high temperature up to 1600C. The
furnace was idling at 600C with continuous 1 slm N2 if not operating. As soon as the ox-
idation process was initiated, N2 was cut o and switched to 5 slm Ar during the 8
C/min
ramping up process to ush the furnace. After reaching the oxidation temperature, 4 slm
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Figure 5.15: Schematic diagrams of (a) the conventional vertical MOS capacitor
structure and (b) the lateral MOS capacitor structurer adopted in this work.
Figure 5.16: Custom designed high temperature SiC oxidation in the Science City Clean
Room, University of Warwick.
122
Table 5.2: Gate oxidation processes for the four 3C-SiC/Si lateral MOS capacitors
fabricated.
Sample Gate oxidation POA
MOS 1 1200C O2 dry oxidation NA
(60 mins, O2 4 slm)
MOS 2 1300C O2 dry oxidation NA
(20 mins, O2 4 slm)
MOS 3 1400C O2 dry oxidation NA
(5 mins, O2 4 slm)
MOS 4 1300C O2 dry oxidation 1300C N2O annealing
(20 mins, O2 4 slm) (2 hr, N2O 1slm)
O2 was fed into the furnace and the Ar ow was reduced to 1 slm. The total gas ow rate
remained unchanged throughout the oxidation process. A 30 mins Ar (5 slm) annealing
was applied to terminate the oxidation stage at the same temperature. This is commonly
used in SiC technology and believed to improve the oxide reliability [168]. After Ar an-
nealing, the furnace temperature was lowered back to 600C at a rate of -8C/min. 3
samples were oxidised at 1200C, 1300C and 1400C respectively. A fourth sample was
oxidised at 1300C and went through an extra N2O POA process. More detailed descrip-
tions for oxidation conditions are summarised in Table 5.2. A general diagram describing
the overall oxidation process is shown in Figure 5.17.
After the gate oxidation and POA, photolithography was used to make gate patterns
on the oxide surface. 500 nm Al was deposited as the gate contact at 3 10 7 Torr in an
E-beam evaporator. Using conventional lift-o technique, the gate electrode is obtained
as inner dot of 300 m diameter surrounded by much larger metal rings with dimensions
specied in Figure 5.18. Since the outer ring has an area 105 times of the inner dot, the
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Figure 5.17: A general description of the lateral MOS capacitors gate oxidation process.
Figure 5.18: Schematic (a) top and (b) side view of the fabricated lateral MOS
capacitors with dimensions specied.
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Figure 5.19: A photo demonstration of the actual fabricated 3C-SiC on Si lateral MOS
capacitors.
C2  C1 condition is met and the measured capacitance value is essentially the inner dot
capacitance. A photo of the actual fabricated lateral MOS capacitors is shown in Figure
5.19 for reference.
With the fabrication process nished, the rest of this section will be focused on charac-
terising the 3C-SiC/SiO2 interface electrical and physical features using various techniques
including C-V, conductance method, AFM, XRD as well as SIMS.
5.3.2 High frequency C-V characterisation
First of all, high frequency C-V measurements were performed on all 4 samples to extract
the oxide thickness and the 3C-SiC epilayer doping values. The AC signal applied was
25 mV with a frequency of 1 MHz. The gate bias was swept from accumulation to deep
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depletion, then back to accumulation. The typical C-V responses are shown in Figure 5.20
for 4 samples. As can be seen, all curves demonstrate only a small hysteresis, indicating
a low number of mobile charges.
Figure 5.20: Typical 1 MHz CV responses for (a) MOS 1, (b) MOS 2, (c) MOS 3 and
(d) MOS 4, the arrows indicate the sweeping directions.
The n-type 3C-SiC epilayer doping levels are calculated for all devices (9 devices on
each dierent sample) using Equation 5.7, and the average Nd values are obtained for
all four samples as shown in Table 5.3. The N2O annealing step for MOS 4 may be
responsible for the extra donors. Oxide thickness values are calculated using Equation
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Table 5.3: Information extracted from high frequency CV curves for MOS 1-4.
Sample Calculated doping Oxide thickness Flat band Fixed charge
(cm-3) (nm) voltage (V) density (cm-2)
MOS 1 (5:35 0:39) 1016 68:92 1:98   4 1:1 1012
MOS 2 (5:63 0:24) 1016 73:28 3:17   6 1:6 1012
MOS 3 (5:52 0:46) 1016 60:15 1:34   13 4:5 1012
MOS 4 (9:44 0:53) 1016 109:33 3:08   22 4: 1012
5.6 and are summarised in Table 5.3. With the oxide thicknesses and 3C-SiC epilayer
doping known, the ideal CV curves for all 4 sample are generated and plotted against the
experimental ones in Figure 5.21. Since all samples have dierent oxide thickness, it is
more convenient to use the normalised capacitance C=Cox for direct comparisons. which
shows that the one for MOS 4 (red dashed line) is more stretched in the x-axis due to the
higher doping level.
A negative shift of the experimental C-V curves from the ideal ones is clear for all
samples, indicating the existence of positive xed charges. As explained before, only
donor-like states are present at the 3C-SiC/SiO2 interface, and since they are positively
charged when empty, these donor-like states may be responsible for the negative Vfb, which
are extracted from 1/C2-V curves and shown in Table 5.3. Comparing MOS 1, 2 and 3,
it can be seen that Vfb is shifted to more negative values when the oxidation temperature
increases. The N2O annealed MOS 4 has the biggest shift of all. Following Equation 5.12,
xed charge densities for all samples were calculated using and are shown in Table 5.3. It
can be seen that MOS 4 does not have the highest xed charge density, thus the signicant
Vfb shift of MOS 4 most likely comes from the counter-doping eect. SIMS analysis was
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Figure 5.21: Ideal and experimental (1 MHz) normalised C-V curves for MOS 1- 4.
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performed on all samples, and the N concentrations are plotted against the sputtering
time in Figure 5.22. There is clearly a sharp peak of N concentration (black line) in MOS
4 results compared with the other samples, which means that similar to 4H-SiC, nitrogen
atoms only accumulate at a very shallow depth at or around the 3C-SiC/SiO2 interface.
Figure 5.22: Si, C, O and N concentration proles for (a) MOS 1, (b) MOS 2, (c) MOS
3 and (d) MOS 4 as a function of sputtering time, starting from the oxide surface.
The Terman method was applied using these 1 MHz C-V curves and Dit values are
plotted against energy positions 0.2-0.6 eV away from the conduction band edge for all
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samples in Figure 5.23. Regardless of the oxidation temperature, as-oxidised samples
(MOS 1, 2 and 3) all have a Dit value around 3 1012 cm-2eV-1 at 0.2 eV position, which
is already several times lower compared with the  1  1013 cm-2eV-1 value typically
observed for dry oxidised 4H-SiC. Deeper into the bandgap, Dit values seem to increase
with the oxidation temperature. MOS 4 achieved a three times lower value around 11012
cm-2eV-1 at 0.2 eV. A quick study using Terman method suggests a positive eect of
including nitridation steps.
Figure 5.23: Dit as a function of energy positions for MOS 1-4 using Terman method.
5.3.3 Combined high-low C-V characterisation
Next the more commonly used high-low method was applied. Ideally, quasi-static rather
than low frequency measurement should be applied. It is, however, usually not practical
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due to the rapidly increasing noise levels in the C-V data obtained with lower probing
frequency. For the 300 m diameter MOS capacitor in this study, the minimum frequency
before signicant noise appears turned out to be 200 Hz. All devices were swept from
accumulation to deep depletion with an AC signal magnitude of 25 mV and a frequency
of 200 Hz. The resultant CV curves are plotted against 1 MHz curves in Figure 5.24.
Dispersions between two curves in the depletion region are observed for all samples, con-
rming the existence of slow traps similar to those observed at the 4H-SiC/SiO2 interface.
Looking into Figure 5.25, MOS 4 still has the lowest Dit value among all, and the dry
oxidised curves are almost the same in the whole 0.2 to 0.6 eV range.
5.3.4 Conductance method characterisation
Finally, the conductance method was also performed as an independent study. G-V curves
were obtained for a frequency range of 1 kHz to 100 kHz and the AC signal magnitude
was still 25 mV. Firstly the normalised G-V plots of all 4 samples are shown in Figure
5.26 for the frequency of 1 kHz. The area under the conductance peak is a measure for
Dit. Devices (MOS 1-3) without the N2O POA clearly have larger areas under G-V curves
compared with MOS 4.
The measured Gp=! vs ! curves (symbols) are plotted in Figure 5.27. By tting the
theoretical curves (lines) to the experimental ones, the Dit, trap time constant (it) and
the surface potential uctuations () are obtained as shown in Figures 5.28 and 5.29.
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Figure 5.24: Typical 200 Hz-1 MHz C-V curves for (a) MOS 1, (b) MOS 2, (c) MOS 3
and (d) MOS 4.
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Figure 5.25: Dit as a function of energy positions for MOS 1-4 using high-low method.
Figure 5.26: Normalised typical G-V curves of MOS 1-4 obtained for 1 kHz C-V
measurement.
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Since all SiC polytypes share the same valence band edge and 3C-SiC has a smaller band
gap than 4H-SiC, the traps close to the 3C-SiC conduction band edge will lie deep in
the 4H-SiC band gap. And also the traps sitting in the mid gap are slower than those
close to the conduction band edge (also shown in Figure 5.29a), this explains why the
obtained 3C-SiC trap time constants are almost one order of magnitude higher than those
reported for 4H-SiC.For the dry oxidised samples (Figure 5.27a, b, c), a t using a single
it seems to be impossible to cover both low and frequency regions, as can be noticed
by the considerable departure of experimental curve from the theoretical one around 100
kHz. It means that apart from the slow traps previous identied by high-low method,
there may also be fast traps existing at the 3C-SiC/SiO2 interface. Unfortunately, even
increasing the measuring frequency to 2 MHz (the facility capability) did not unveil the
other peak position, thus the Dit curves in Figure 5.28 only represent the slow traps.
For MOS 4, the experimental curve has no Gaussian dispersion or a very wide Gaussian
dispersion, indicating a huge . As a result, it is not possible to t using a theoretical
curve. The conductance method leads to a similar conclusion as the high-low method,
that is, a higher oxidation temperature did not reduce the Dit value.
Apart from the Dit values, it is not dicult to nd out that the peaks in Figure 5.27
shifted to the lower frequency with the increasing oxidation temperature, as conrmed
by the tting trap time constants shown in Figure 5.29a.  values used in curve ttings
for MOS 1-3 are shown in Figure 5.29b, which indicates a worsened surface potential
uniformity with the increasing oxidation temperature.
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Figure 5.27: Theoretical and experimental Gp=! vs ! curves for (a) MOS 1, (b) MOS 2,
(c) MOS 3 and (d) MOS 4.
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Figure 5.28: Dit as a function of energy positions for MOS 1-3 using conductance
method (MOS 4 curve missing because it is impossible to t the experimental curve).
Figure 5.29: Extracted (a) trap time constants and (b) surface potential uctuations of
MOS 1, 2, 3 using conductance method.
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5.3.5 Comparing Terman, high-low and conductance methods
Figure 5.30: Comparisons between the Dit curves obtained using Terman, high-low and
conductance methods for (a) MOS 1, (b) MOS 2, (c) MOS 3 and (d) MOS 4.
Dit obtained using dierent techniques are repeated in Figure 5.30. It can be seen
that the high-low and conductance methods consistently give similar results regardless
of the oxidation temperature, while the Terman results are only matching the other two
for the lowest oxidation temperature (Figure 5.30a). Both Terman and high-low methods
do not take the surface potential uctuations into consideration, however, the similarity
between high-low and conductance method results suggest this may not be as a serious
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issue for 3C-SiC/SiO2 interface.  values of the fabricated MOS capacitors are around
2 to 3 as seen in Figure 5.29b, while for 4H-SiC, the typically obtained value is around
4 [166]. This also explains why high-low method proved to be more accurate for Si and
less for 4H-SiC, since Si also has a  value generally around 2. For MOS 2 and 3, the fact
that Terman method gives considerable higher Dit than both high-low and conductance
methods can be explained by its larger sensitivity to . Indeed, the dispersion between
the Terman results with the other two methods can be found to decrease for a lower
oxidation temperature, namely smaller . For MOS 4, Terman and high-low methods
give Dit values at the same level probably due to the fact that now  is too big that the
high-low method is no longer reliable, either. The real Dit value should be lower than
both of them, although cannot be known using the conductance method due to the huge
noise in the Gp=! vs ! curves.
5.3.6 High temperature eects on the 3C-SiC physical features
As said before it is the rst time 3C-SiC is oxidised above 1200C, as such it is useful
to check if this high temperature had degraded the physical properties of the 3C-SiC
epilayer. Such analyses were performed after all the electrical characterisations.
Figure 5.31 shows the AFM images obtained on all 4 samples after wet etching away
Al gate in H2SO4 contained etchant and the oxide in HF. The RMS roughness values
all lie in the range of 0.50.6 nm, indicating the high temperatures above 1200C does
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not have signicant detrimental eects on the 3C-SiC surface. Also, XRD spectrums for
as-grown 3C-SiC epilayers and after high temperature oxidations are shown in Figure
5.32. It can be seen that the main 3C-SiC(200) peak has not shifted after the oxidation
process, although the peak width is slightly widened, which suggests that the 3C-SiC
crystal quality is not much compromised, either.
Figure 5.31: AFM images of the 3C-SiC surface for (a) MOS 1, (b) MOS 2, (c) MOS 3
and (d) MOS 4 after removing the gate oxide by HF etching, inset values are RMS
surface roughness.
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Figure 5.32: XRD spectrum of the 3C-SiC epilayer before and after the gate oxidation.
5.4 Summary
In this chapter, a study of the 3C-SiC/SiO2 MOS interface has been performed by fab-
ricating lateral MOS capacitors on n-type doped 3C-SiC(001)/Si wafers. The electrical
performance of the fabricated MOS capacitors were characterised by various techniques
including Terman, high-low and conductance method. While the low surface potential
uctuation value () similar to Si indicates that the 3C-SiC/SiO2 interface is electri-
cally better than its 4H-SiC counterpart, no extra advantage was gained by growing
the 3C-SiC/SiO2 interface at higher oxidation temperatures. MOS capacitors fabricated
with 1200C, 1300C and 1400C oxidation process all have a Dit value around 1  1012
cm-2eV-1. Nitridation (N2O POA) of the interface proved to be eective in reducing the
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trap density values, although a negative shift of Vfb was accompanied due the counter-
doping eect. The conductance method indicates that there may be additional super fast
traps, which unfortunately requires C-V measuring frequency above 2 MHz, which is the
facility capacity in the lab thus could not be characterised.
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Chapter
6
3C-SiC(001)/Si Lateral MOSFETs
Fabrication and Characterisation
The very rst MOSFET device previously shown in Figure 5.3 had a long channel region,
leading to excessive on-state resistance which is not appropriate for power electronics,
thus only applied in low power levels such as microprocessors, micro-controllers and logic
circuits. On the other hand, the voltage-control and fast-switching features of MOSFETs
are very attractive for power switch applications, consequently much eorts had been put
into making power MOSFETs.
The rst high-voltage structure was developed in 1970s and called V-MOSFET [169],
named after the V-shape groove channel as seen in Figure 6.1a. This design never became
popular due to the diculty in fabricating a smooth V-shape trench on Si substrates,
which was at that time formed by potassium hydroxide based etching whereas etching
rate varies in dierent crystal orientations [126]. Also, the pointy trench bottom causes
severe electric eld crowding and easily leads to device early breakdown. Not long after,
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Figure 6.1: Schematic structure views of various MOSFET designs.
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a planar structure shown in Figure 6.1b was invented. Instead of a V-shape groove, the
channel was dened by controlling the thermal diusion of dopants in the P-base and N+
source regions, thus called Vertical-Diused (VD) MOSFET.With main features relatively
easy to fabricate and quite reliable, VD-MOSFET is the most successful design up to date.
To achieve higher forward current density, the cell pitch of VD-MOSFET is usually made
as small as possible. However, the narrow JFET region between two P-bases restricts the
current owing between channels and the drift region, inducing extra on-resistance [170].
In the late 1980s, U-MOSFET design (Figure 6.1c) was proposed as a potential solution
to getting rid of the JFET region. U-MOSFET is similar to the V-groove design in the
sense that both of them use a trench to eliminate the JFET region, reducing the device
on-resistance. By the time U-MOSFET was proposed, Si etching technology had been
greatly improved that rounded trench corners are possible with reactive ion etching and
other techniques [171]. However, the trench MOS interface and oxide reliability issues are
not fully solved yet, consequently U-MOSFETs still cannot compete with their planar
counterparts for now.
All three power MOSFET designs introduced above have a vertical structure to max-
imise current handling ability of discrete devices. For vertical devices, the current rating
can be increased by simply enlarging the device active area, such as bigger contacts for
diodes or more parallelled cells for MOSFETs. In some applications where power de-
vices and control & logic circuits are integrated (e.g. smart power devices, power ICs),
the processing and packaging may require all electrodes to be on the same side of the
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device, which makes a lateral design necessary and this is where Lateral-Diused (LD)
MOSFET ts in. As a modication from the long channel design, LDMOSFET usually
has a much shorter channel length to minimise the on-resistance. Meanwhile, a long
drift region is included for high voltage purpose as seen in Figure 6.1d. Unlike vertical
designs whose breakdown voltage is constrained by the drift region (epilayer) thickness,
LDMOSFET can utilise the semiconductor surface to greatly increase the device block-
ing voltage. Inevitably, the current conducting ability of LDMOSFET has to be greatly
compromised. As a result, LDMOSFETs are mostly used for RF power ampliers, mi-
crowave and medium power switching applications. In Section 2.6.3, the poor quality of
the 3C-SiC/Si heterojunction was illustrated by TEM analysis. To minimise the hetero-
junction inuences on device performance, lateral MOSFETs rather than vertical ones
were fabricated on 3C-SiC(001)/Si wafers.
The remainder of this chapter will be talking about fabricating 3C-SiC MOSFET
devices. Firstly the MOSFET characterisation tool is briey introduced, after which
the manufacturing and analysis of long channel lateral 3C-SiC MOSFETs with various
oxidation conditions are demonstrated. Electrical characterisation was performed at both
room and elevated temperatures to study the dominant scattering mechanisms of 3C-
SiC MOS interfaces processed in dierent ways. The conclusions were then put into
fabricating short channel 3C-SiC LDMOSFETs. The forward conducting advantage of
3C-SiC LDMOSFET is demonstrated in comparison with a 4H-SiC reference device.
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6.1 Channel Mobility Characterisation Tool
Figure 6.2: Typical transfer curve of a MOSFET.
From the typical MOSFET turn-on I-V response shown in Figure 6.2, the gate trans-
conductance gm can be extracted from the slope of the linear part of the curve. If the
measured device resistance only comes from the channel, Rch in Equation 5.2 can then be
replaced by Vds=Ids as Equation 6.1 below:
Ids = Vds
ZchchCox (Vgs   Vth)
Lch
(6.1)
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Assuming channel mobility ch is independent of Vgs, there is:
dIds
dVgs
= gm = Vds
ZchchCox
Lch
(6.2)
Solve Equation 6.2 for the mobility:
ch =
Lchgm
ZchCoxVds
(6.3)
This is called eld-eect mobility FE, which is usually lower than the real mobility
value since it neglects the electric eld dependence of the channel mobility, which has
been explained in section 5.1.3. Nevertheless, it is still the most frequently used indicator
for MOSFET channel mobility evaluations.
6.2 FE Study of Long Channel Lateral
3C-SiC(001)/Si MOSFETs
Last chapter investigated the 3C-SiC/SiO2 interface by fabricating MOS capacitors and
analysing the interface trap densities, which gives a guideline of the MOS feature electrical
properties. Using the technique introduced in the previous section, the channel mobility
of a 3C-SiC MOSFET can be directly measured. In this section, a thorough study on long
channel MOSFETs fabricated with various gate oxidation steps is conducted. Apart from
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the O2 dry oxidation and N2O nitridaiton previously studied on lateral MOS capacitors,
the eect of high temperature hydrogenation process using wet oxidation/POA is also
evaluated.
6.2.1 Experimental work
For the long channel lateral MOSFET fabrications, 4 m thick n-type non-intentionally
doped CVD grown 3C-SiC epilayer on Si(001) substrate provided by NOVASiC was used.
Al and N were implanted to form the P-body and N+ source/drain regions. Instead of
an as-grown P-type epilayer, it was decided to implant the n-type epilayer surface into
P-body because this is a better representation of the actual power MOSFETs fabrication
process. Both implantations use multiple energies and doses to form box proles. For the
N+ source and drain regions, the room temperature \high dose" condition specied in
Chapter 3 (Table 3.1) was applied to achieve a peak N concentration around 61020 cm-3.
The P-body implantation energies and doses are shown in Table 6.1. SRIM simulation
indicates the resultant P-body box prole has a peak Al concentration around 1  1018
cm-3 as illustrated in Figure 6.3. Energies as high as 500 keV were used to achieve an
implant depth of around 600 nm so that it will include the N+ regions which was around
300 nm deep. It is known that acceptors are more dicult to activate than donors because
of their deeper energy levels, and the 3C-SiC/Si wafer processing temperature is limited
by the Si melting point 1412C, consequently a relative high Al dose was applied and
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Table 6.1: Al implantation doses and energies for the P-body region.
35 keV 80 keV 150 keV 250 keV 350 keV 500 keV
Dose (cm-2) 3 1012 6:5 1012 9:5 1012 1:1 1013 1:1 1013 2:2 1013
the implantation was conducted at 600C, both aiming to increase the resultant active
acceptor concentration in the channel region.
Figure 6.3: SRIM simulated doping prole for the Al implanted P-body layer.
After ion implantations, wafers were cut into 5 mm  5 mm chips. All samples went
through a 1 hour post implantation annealing process at 1375C in Ar atmosphere (5
slm) to activate both Al and N dopants. No surface protection caps were applied. Prior
to the gate oxidation, all samples were cleaned following the same procedures (solvent,
Piranha then RCA) as MOS capacitors. To remove the ion implantation induced dam-
age in the surface region, a sacricial oxidation at 1300C for 2 hours (1 slm dry O2)
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followed by a deep HF dip (10 min) was performed. After that, various gate oxidation
processes including O2 dry oxidation, O2 wet oxidation/POA, and N2O oxidation/POA
were conducted to form 3C-SiC/SiO2 interfaces. Due to a considerably higher oxidation
rate of the implanted layer than the epilayer, a lower concentration precursor gas (1 slm
precursor gas + 4 slm Ar) than MOS capacitors was fed to the furnace during the oxi-
dation stage as seen in Figure 6.4. For O2 wet oxidation, the oxygen gas went through a
bubbler heated at 95C before entering the oxidation furnace. Ti30nm/Ni100nm bilayer
Ohmic contacts annealed in Ar ambient at 1000C for 1 minute were fabricated in the N+
regions. Finally, Al gate was patterned using a standard lift-o technique. The nished
device has a channel length of 150 m and a width of 300 m as seen in Figure 6.5. An
optical photo of the fabricated MOSFET devices is shown in Figure 6.6 for reference.
6.2.2 3C-SiC oxidation rate
Due to the limited information on 3C-SiC, an oxidation rate test was conducted to set
up a benchmark for further study. Al implanted 3C-SiC samples were oxidised for 1 to
4 hours at 1300C in three dierent atmospheres, 20% dry oxygen, 20% wet oxygen, and
20% N2O, all with Ar as the carrier gas making up a total gas ow of 5 slm. The resultant
oxide thicknesses were obtained by an ellipsometer and are plotted in Figure 6.7. Clearly
O2 wet oxidation is much faster than the other two, and N2O dry oxidation is the slowest,
but quite close to O2 dry oxidation.
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Figure 6.4: A general description of the lateral MOSFET gate oxidation process.
Figure 6.5: Schematic diagrams of (a) top and (b) side view of the fabricated lateral
MOSFETs.
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Figure 6.6: An optical gure of the fabricated 3C-SiC lateral MOSFETs, with source
(S), drain (D) and gate (G) specied.
Figure 6.7: 1300C 3C-SiC oxidation rate test (5 slm total gas ow, 20% precursor gas
and 80% Ar).
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Table 6.2: Oxidation conditions for the devices with dierent oxidation temperatures
(1200C, 1300C and 1400C) and atmospheres (dry O2, dry N2O, and wet O2).
Sample Oxidation process Oxide thickness
1 5 slm diluted O2 (O2:Ar=1:4)  42 nm
at 1200C for 240 mins
2 5 slm diluted O2 (O2:Ar=1:4)  93 nm
at 1300C for 90 mins
3 5 slm diluted O2 (O2:Ar=1:4)  61 nm
at 1400C for 20 mins
4 5 slm diluted N2O (N2O:Ar=1:4)  37 nm
at 1200C for 240 mins
5 5 slm diluted N2O (N2O:Ar=1:4)  85 nm
at 1300C for 90 mins
6 5 slm diluted N2O (N2O:Ar=1:4)  55 nm
at 1400C for 20 mins
7 5 slm diluted wet O2 (O2:Ar=1:4)  57 nm
at 1200C for 60 mins
8 5 slm diluted wet O2 (O2:Ar=1:4)  70 nm
at 1300C for 15 mins
9 5 slm diluted wet O2 (O2:Ar=1:4)  75 nm
at 1400C for 5 mins
6.2.3 Oxidation temperature eects on FE
In last chapter we investigated the oxidation temperature eects by fabricating lateral
MOS capacitors and it was concluded that it has little eects on the reduction of slow
traps. Here we repeat the experiments (1200C, 1300C and 1400C) on lateral MOSFETs
and directly evaluate the FE values. Additionally, N2O direct oxidation and O2 wet
oxidation were also studied. Detailed oxidation conditions are specied in Table 6.2.
All devices have typical turn-on behaviours as shown in Figure 6.8 for a drain bias of
0.1 V. Since the gate oxide thickness for these devices vary quite a lot as shown in Table
6.2, gate eld (MV/cm) instead of gate voltage Vgs (V) is used as x-axis for direct compar-
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Figure 6.8: Turn-on behaviours of MOSFETs fabricated with dierent gate oxidation
temperatures, Vds=0.1 V for all measurements.
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Figure 6.9: Turn-on behaviours of MOSFETs fabricated with the same wet oxidation
process at 1300C for 15 mins, Vds=0.1 V for all measurements.
isons between samples. Regardless of the oxidation conditions, almost all MOSFETs are
normally-on devices with a negative Vth, which agrees to last chapter that considerable
positive charges exist at the 3C-SiC MOS interface. The commonly observed [159,161,162]
negative Vth of 3C-SiC MOS devices can be explained by the carbon-cluster interface traps
model [172], which describes that due to the smaller band gap, only donor-like interface
states (carbon clusters/dangling bonds) are present at the 3C-SiC/SiO2 interface. Conse-
quently, 3C-SiC MOS interface is normally positively charged and demonstrates a negative
Vth [154]. In addition, Figure 6.8 demonstrates that there is a clear relationship between
more negative Vth and higher channel leakage current. The abnormal high leakage current
should be caused by stacking faults [161] acting as leakage current paths in device o-
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state. Defects may have propagated into the gate oxide from the epilayer, creating more
xed charges in the oxide grown on more defective regions. It should be noted here that, a
typical or reproducible I-V characteristic for these devices even with the same processing
steps is dicult to obtain. As shown in Figure 6.9, Vth values obtained for samples with
identical processing steps or even devices on the sample can be quite inconsistent, thus
only best results namely those with least leakage currents are shown in Figure 6.8. This
indicates that the sample defective condition, rather than the fabrication processing, has
a dominant eect on the resultant device leakage currents and threshold voltages.
A representative forward conduction curve of the fabricated lateral MOSFETs is shown
in Figure 6.10 for a device with gate oxide grown at 1300C in dry O2. It can be seen
that the leakage current contributes signicantly to the overall forward current and is
hardly aected by the gate bias. The leakage current for Vg < 0 does not decrease if
gate voltages goes to even lower values. By subtracting the leakage contribution from the
overall forward current, a more typical MOSFET forward I-V curve can be obtained as
seen in Figure 6.11.
The positive charges and high leakage current observed are issues for power devices
fabrications, since extra charges are known to degrade the MOS interface reliability and
leakage current is least desired in device o-state. For now, the study here can be contin-
ued since Equation 6.3 shows that FE is determined by trans-conductance (slope of the
transfer curve linear part) rather than the absolute current levels. FE are plotted against
gate bias in Figure 6.12 for all samples and again the gate eld rather than gate voltage
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Figure 6.10: Representative forward output characteristics of lateral MOSFETs (1300C
O2 dry oxidation).
Figure 6.11: Forward characteristics of lateral MOSFETs (1300C O2 dry oxidation)
with the leakage current part removed.
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is used as x-axis for the same reason mentioned before. Figure 6.12a demonstrates that
FE of dry O2 oxidised samples remains around 70 cm
2/V.s regardless of the oxidation
temperature, which is also consistent with previous MOS capacitors results. In Figure
6.12b it can be seen that N2O direct oxidation at 1200
C does not lead to noticeable FE
improvements, while values approaching 90 cm2/V.s are obtained for 1300C and 1400C
conditions. This indicates that the nitrogen passivation process for 3C-SiC interface is
not activated below 1200C. On the other hand, wet oxidation turns out to result in the
lowest mobility values around 60 cm2/V.s for all oxidation temperatures. Wet oxidation
is known to cause extra negative oxide charges [173, 174] thus introduced in this study
targeting at achieving a more positive threshold voltage by compensating some of the
inherent positive charges at the 3C-SiC MOS interface. The mobility reduction can then
be explained by more severe Coulomb scattering caused by these negative charges near
the MOS interface. Unfortunately, even with the scarication of channel mobility, wet
oxidation did not bring a positive threshold voltage. The lm defect density still has the
overwhelming dominant eect.
6.2.4 Nitridation time duration study
In last section, it was observed that at 1200C the N2O oxidation process is not activated,
while above 1300C more signicant improvements on FE are observed. Following that,
the 3C-SiC MOSFET channel mobility improvements with increasing nitridation time
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Figure 6.12: Field-eect mobility vs gate voltage curves of MOSFETs fabricated with
dierent gate oxidation temperatures for (a) O2 dry oxidation, (b) N2O dry oxidation
and (c) O2 wet oxidation.
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Table 6.3: Specic oxidation conditions for the 1300C nitridation time durations study.
Sample Oxidation process Oxide thickness
1 5 slm diluted N2O (N2O:Ar=1:4)  50 nm
at 1300C for 60 mins
2 5 slm diluted N2O (N2O:Ar=1:4)  95 nm
at 1300C for 120 mins
3 5 slm diluted N2O (N2O:Ar=1:4)  105 nm
at 1300C for 180 mins
4 5 slm diluted N2O (N2O:Ar=1:4)  120 nm
at 1300C for 240 mins
durations at 1300C is studied here. 4 samples were oxidised in N2O atmosphere for 1
to 4 hours and the resultant oxide thickness are listed in Table 6.3 with the oxidation
conditions specied as well. For the rst 1 hour there is barely any improvement (Figure
6.13), the peak value is 70 cm2/V.s, same as those O2 dry oxidised ones in Figure
6.12(a). Another 1 hour N2O oxidation led to a considerable rise of the peak value from
70 to 90 cm2/V.s. Even longer nitridation time durations of 3 hours and 4 hours,
however, did not lead to further improvements. At 1300C, The N2O passivation eects
on 3C-SiC/SiO2 interface seem to start after 1 hour oxidation and saturate after 2 hours
with a ow rate of 1 slm. In Section 5.1.6, it was mentioned that all passivation techniques
are essentially thermal diusion. The study here can be considered as the same, thus the
saturation of passivation eects can be explained as a result of nitrogen failing to diuse
deeper into the 3C-SiC substrate.
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Figure 6.13: Field-eect mobility (FE) of MOSFETs fabricated with dierent N2O
oxidation time durations (1, 2, 3 and 4 hours).
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Table 6.4: Specic oxidation conditions for the direct oxidation and post-oxidation
annealing comparison.
Sample Oxidation process Post-oxidation process Oxide thickness
1 5 slm diluted N2O None  98 nm
(N2O:Ar=1:4)
at 1300C for 120 mins
2 5 slm diluted dry O2 5 slm diluted N2O  56 nm
(O2:Ar=1:4) (N2O:Ar=1:4)
at 1300C for 30 mins at 1300C for 90 mins
3 5 slm diluted wet O2 None  78 nm
(O2:Ar=1:4)
at 1300C for 20 mins
4 5 slm diluted dry O2 5 slm diluted wet O2  61 nm
(O2:Ar=1:4) (O2:Ar=1:4)
at 1300C for 30 mins at 1300C for 10 mins
5 5 slm diluted wet O2 5 slm diluted N2O  68 nm
(O2:Ar=1:4) (N2O:Ar=1:4)
at 1300C for 10 mins at 1300C for 90 mins
6 5 slm diluted N2O 5 slm diluted wet O2  63 nm
(N2O:Ar=1:4) (O2:Ar=1:4)
at 1300C for 90 mins at 1300C for 10 mins
6.2.5 Comparing direct oxidation and post-oxidation annealing
Until now, both nitridation and hydrogenation were performed by direct oxidation in
N2O or wet oxygen atmosphere. In this section, direct oxidation results are compared
with samples fabricated by combined oxidation and POA process. The specic oxidation
conditions are summarised in Table 6.4 and FE curves plotted in Figure 6.14.
Figure 6.14a shows that there is only a small dierence between the peak FE values
obtained from samples being directly oxidised or POA annealed in N2O, all between 90
and 100 cm2/V.s. However, the sample that was dry oxidised in O2 followed by N2O POA
has the least noisy curve (red in Figure 6.14a), similar to what was observed in Figure
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Figure 6.14: Field-eect mobility of MOSFETs fabricated with direct oxidation and
combined oxidation-POA process for (a) N2O process and (b) wet O2 process.
6.12. This indicates that the more uniform MOS interface obtained by O2 dry oxidation is
preserved after the N2O POA. In terms of the wet oxidised devices, both peak values and
noise levels of FE curves do not change much between samples. It can be said that, if
nitridation or hydrogenation processes were used to fabricate the 3C-SiC MOS interface,
the nal conduction characteristic is determined by the last treatment.
6.2.6 The 3C-SiC/SiO2 interface scattering mechanism
To look into the scattering mechanism at the fabricated 3C-SiC/SiO2 interfaces, FE
vs Vgs curves were obtained at elevated measuring temperatures from 300 K to 500 K
and plotted in Figure 6.15. It can be seen that all samples demonstrate a negative
temperature coecient for mobility values, which indicates that phonon scattering rather
than Coulomb scattering is the dominant carrier transport mechanism at the fabricated
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3C-SiC MOS interfaces [175]. It can also be noticed that the peak mobility value of
the wet oxidised sample (Figure 6.15d) drops considerably slower than the other two.
It suggests that although still dominated by phonon scattering, the wet oxidised 3C-
SiC/SiO2 interface has the highest Coulomb scattering among all. This also conrms
that the low mobility value is a result of the extra negative charges introduced during the
wet oxidation process.
Figure 6.15: Field-eect mobility vs gate bias curves of MOSFETs fabricated by (a) 60
mins 1300C O2 dry oxidation, (b) 120 mins 1300C N2O dry oxidation, (c) 15 mins
1300C O2 wet oxidation at elevated measuring temperatures from 300 K to 500 K and
(d) how the peak mobility of various devices changes with the measuring temperature.
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6.2.7 Dielectric breakdown of gate oxides
In the end, the critical strength of fabricated oxides were characterised by applying a
positive bias between gate and source (Vgs > 0). The drain was shorted to source during
the measurements (Vds = 0). The resultant I-V curves are demonstrated in Figure 6.16
for four conditions: O2 dry oxidation, O2 wet oxidation, N2O dry oxidation and O2 dry
oxidation with N2O POA, all 1300
C.
Figure 6.16: Dielectric breakdown curve of gate oxides fabricated by (a) 60 mins 1300C
O2 dry oxidation, (b) 15 mins 1300
C O2 wet oxidation, (c) 120 mins 1300C N2O dry
oxidation and (d) 30 mins 1300C O2 dry oxidation + 90 mins 1300C N2O POA.
165
While some of the dry O2 oxidised gate oxides demonstrate quite high critical strength
close to 8 MV/cm, there are also some of them breaking down below 5 MV/cm as shown
in Figure 6.16a. The number of working devices on a single chip is also lowest for the
O2 dry oxidised samples. Both of these suggest a wide spread of oxide quality, which
may be caused by the randomly distributed defects in the gate oxides originated from
the 3C-SiC epilayer. On the other hand, the wet O2 oxidised devices demonstrate quite
consistent critical strengths (Figure 6.16b), although all in a lower region between 3.5 to
4 MV/cm. The hydrogen ions in wet atmosphere may have helped to repair the oxide
defects, whereas the extra negative charges were introduced at the same time, leading to
overall degraded oxide reliability. N2O direct oxidised samples have gate oxide critical eld
around 8.5 MV/cm (Figure 6.16c), higher than both previous samples. But the Fowler-
Nordheim tunnelling regions of these curves are quite wide and noisy, which again, should
be attributed to the less uniform surface potential at the nitride MOS interface. Using
the combined dry O2 gate oxidation with N2O POA process, the noise level was greatly
reduced and the leakage region was extended to around 3 MV/cm as seen in Figure 6.16d,
at the same time the critical strength was able to be kept as around 8 MV/cm.
In short, it seems that dry O2 gate oxidation with N2O POA process produce a MOS
interface with best conducting performance (lowest Dit, highest FE) as well as the most
reliable gate oxides, although the counter doping eect causes the negative shift of Vth.
As such, it is used for the fabrication of LDMOSFET in the next section.
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6.3 Fabricating 3C-SiC(001)/Si LDMOSFETs
The 3C-SiC/SiO2 interface had been studied by fabricating both lateral MOS capacitors
and long channel lateral MOSFETs. In this section, short channel LDMOSFETs are
fabricated on 3C-SiC(001)/Si wafers using techniques developed in previous sections.
6.3.1 Experimental work
Figure 6.17: A schematic graph of the LDMOSFET structure.
LDMOSFETs were fabricated on the same 4 m thick non-intentionally doped n-type
3C-SiC(001)/Si wafers as the long channel lateral MOSFETs. A schematic diagram of
the LDMOSFET structure is shown in Figure 6.17 with key dimensions specied. Long
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channel lateral MOSFETs in last section have shown that there is high leakage current
conducting in the channel even in o-state. It is clear that these devices will not be
able to meet the requirements of power switches applications, thus here the LDMOSFET
design was not optimised for voltage blocking or switching. There is no P+ region side
by side with the N+ source to prevent the latch-up, or a more highly doped P shielding
layer beneath the P-body region for channel reach-through concerns. Only the forward
conducting performance of the fabricated LDMOSFETs will be evaluated to demonstrate
the potential advantage of 3C-SiC in making lower on-resistance power MOSFETs.
The same implantation/post implantation activation procedures as long channel lat-
eral MOSFETs were applied to form P-body and N+ source/drain regions. Before gate
oxidation, a 500 nm thick LPCVD SiO2 layer was deposited on all samples to passivate
the surface states. The gate oxide active area was then opened using photolithography
and RIE etching just above the channel region. The channel length is determined as 3 m
to suit the clean processing limit, and the spacing between P-body and drain region is 50
m. Source and drain Ohmic contacts were again formed by depositing Ti30nm/Ni100nm
bilayer metal stack and performing a 1 minute RTA annealing at 1000C. 500 nm Al was
used as the gate contact. And after the patterning of all contacts, a 1 m thick Al layer
was deposited on top, extending them to a 500 m  500 m pad for more convenient
probe measurements. The mask design layout for a single chip (1.2 cm  1.2 cm) is shown
in Figure 6.18 and an optical photo for the top view of one actual device is also provided
in Figure 6.19 for reference. Both 1 mm and 4 mm long devices were fabricated to check
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the material scaling ability.
Figure 6.18: Mask design for a single chip (1.2 cm x 1.2 cm).
Figure 6.19: An optical photo of the 1 mm long LDMOSFET with gate, source and
drain specied.
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The gate oxide was thermally grown using the following recipe: 30 min O2 (1 slm O2 +
4 slm Ar) dry oxidation + 90 min N2O (1 slm N2O + 4 slm Ar) POA, all at 1300
C. For
comparison, 4H-SiC devices with nitrided gate oxide and 3C-SiC(001)/Si devices with
only dry O2 oxidation were also fabricated as references. The 4H-SiC gate oxide was
grown following a previously optimized N2O passivation process: 1400
C dry oxidation 1
hour (1 slm O2 + 4 slm Ar) + 1300
C N2O 3 hours POA (1 slm N2O + 4 slm Ar) [175].
For the 3C-SiC reference device, a 90 min O2 dry oxidation at 1300
C with standard 30
mins Ar termination at the same temperature was applied.
6.3.2 LDMOSFET forward conducting performance
Figure 6.20: (a) Measured and (b) corrected forward IV characteristics of the reference
3C-SiC(001)/Si LDMOSFETs, with 90 min O2 dry oxidation and 30 mins Ar
termination at 1300C.
The representative forward IV response of the reference 3C-SiC(001)/Si sample (with-
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out gate nitridation) is shown in Figure 6.20a. The high leakage current in device o-state
(Vgs <  10 V) still exists and varies from device to device, sample to sample. In order to
properly compare between samples, the leakage current contribution is subtracted from
the measured Ids values and the resultant IV curve is as seen in Figure 6.20b with linear
and saturation regions more distinguishable.
The same correction procedure is applied to other samples and the resultant I-V
characteristics with gate eects are shown in Figure 6.21. It can be seen that the N2O
annealed device (Figure 6.21c) has 10% higher forward conduction current comparing
with the reference 3C-SiC(001)/Si sample (Figure 6.21b). The drift region length used
here is 50 m (Figure 6.17), which is a quite big value in a vertical equivalent structure.
With such a long drift region, the device on-resistance should be dominated by the drift
region so that 10% overall improvement by reducing channel resistance is actually quite
remarkable. From the active area dimensions (0.406 mm x 1.05 mm for 1 mm long device
and 0.406 mm x 4.05 mm for 4 mm long device), the current density of these devices can
be estimated. The nitrided 3C-SiC(001)/Si LDMOSFETs have a forward current density
around 1.37 A/cm2 (Vds=5 V, Vgs=-5 V), which is still far away from a power device value
that is usually around 100 A/cm2. Novel structure designs such as Reduced Surface Field
(RESURF) technology may help to increase the device conducting performance, but only
to certain extends. It seems that 3C-SiC power devices are only practical on free standing
wafers with vertical structures.
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Figure 6.21: Corrected forward IV characteristics of (a) 1 mm wide reference 4H-SiC,
(b) 1 mm wide reference 3C-SiC(001)/Si, (c) 1 mm wide nitrided 3C-SiC(001)/Si and
(d) 4 mm wide nitrided 3C-SiC(001)/Si
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6.4 Summary
In this chapter, the fabrication and characterisation of lateral MOSFETs on 3C-SiC(001)/Si
wafers have been demonstrated. After a further study on the 3C-SiC/SiO2 interface by
fabricating long channel lateral MOSFETs and investigating various parameters, the gate
oxidation recipe is optimised as a combined 30 mins O2 dry oxidation followed by a 90
mins N2O POA, both at 1300
C, which yields the best conducting performance (FE  90
cm2/V.s) as well as highest SiO2 critical strength (8 MV/cm). However, the device is
normally on due to the inherent positive charges at the 3C-SiC/SiO2 interface and the
N counter doping in the channel region. This process is then applied to fabricate LD-
MOSFET, which has more than 10 times lower on-resistance compared with an identical
4H-SiC devices processed in parallel. The devices demonstrate quite good scaling ability
that conducting current increases almost linearly with the active area. However, the 3C-
SiC(001)/Si LDMOSFET overall current density is only around 1.37 A/cm2, still too low
for power switching applications. Also, high leakage current is observed for all devices in
o-state, indicating an inadequate material quality for blocking mode operation. Never-
theless, the eorts put into this work can always be applied in the future, when the device
grade 3C-SiC material eventually becomes available.
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Chapter
7
3C-SiC/Si Novel Device Design and
Modelling
In last chapter it has been shown that the current density of 3C-SiC/Si LDMOSFET
is very limited, even though high channel mobility values approaching 90 cm2/V.s were
achieved. Vertical devices fabricated on free standing 3C-SiC wafers seem to be inevitable
for high current applications. On the other hand, there are high-voltage yet low-current
applications such as smart power devices or power ICs [176]. The idea of smart power
devices is to fabricate one chip containing both power devices and respective control
circuits to reduce costs, which apparently favours a lateral structure. 3C-SiC on Si can be
a good choice for these devices, which will benet from the superior electrical performance
of WBG semiconductors with a reasonable cost.
This chapter demonstrates a novel 3C-SiC/Si lateral Schottky diode design targeting
high blocking voltage beyond 1200 V. The physical models used in the modelling process
will be rstly introduced, after which the benchmark is validated using literature results.
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Then the design and modelling of a 3C-SiC on Si novel power device are conducted using
the validated benchmark physical model. Although modelling was based on a Schottky
diode structure, the knowledge shall be able to be well transferred to other unipolar
devices such as a MOSFET.
7.1 Benchmark Model and Basic Design
All modelling investigations below were carried out using the nite element device sim-
ulator Silvaco. The operation temperature is xed as 300 K and the relevant material
parameters are listed in Table 7.1.
7.1.1 Physical models
One of the rst requirements of designing power devices is to estimate the avalanche
breakdown voltage of the bulk semiconductor for a given impurity concentration and
thickness. Unlike Si or 4H-SiC, whose models have been studied in depth and corre-
spondingly improved, the models for 3C-SiC are quite lowly developed. As such, research
Table 7.1: Relevant material parameters used in the modelling process [177].
Semiconductor 3C-SiC Si
Dielectric Constant 9.72 11.8
Band Gap (eV) 2.2 1.08
Electron Anity (eV) 3.8 4.17
Intrinsic Carrier Concentration (cm3) 1.1 1:45 1010
Bulk Electron Mobility (cm2V-1s-1) 1000 1000
Bulk Hole Mobility (cm2/V.s) 50 500
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Table 7.2: Parameters for 3C-SiC impact ionisation and mobility models [179,180].
A (cm-1) B (MV/cm) 0 (cm
2/V.s 
Electron 1:28 106 5.54 1000 4:38 107 1.48
Hole 1:07 107 11.2 50 1 107 1
into the physical models for 3C-SiC device modelling is still required. The key parame-
ters to calculate the critical electric eld of a semiconductor are electron and hole impact
ionization coecients (n and p). Ignoring the temperature dependence, n;p can be
given by Shockley's model [178] as below:
n;p = An;pe
 Bn;p
E (7.1)
where E is the local electric eld and An;p, Bn;p are material constants. In case of
3C-SiC, experimental data of An;p and Bn;p are not available. The values used in this
work (see Table 7.2) were adopted from [179], where Monte Carlo simulations were used
to study the carrier transport mechanisms in bulk 3C-SiC. In the following, breakdown
voltage is dened as where the leakage current goes up by 100%.
Due to the fact that bulk electron mobility of a semiconductor does not change signi-
cantly in the low doping range, a concentration-independent mobility model was applied.
In the low eld condition (forward bias), bulk electron and hole mobility values (n0 and
p0) were assumed to be constant. However, in the case of high electric eld, where the
carrier velocity will saturate, the eld-dependent Caughey-Thomas model [181] as below
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was applied:
n;p =
n0;p0
1 +

n0;p0E
Vsatn;p
n;p 1n;p (7.2)
where n0;p0 are electron and hole mobility values in low eld condition, Vsatn;p are
electron and hole saturation velocities, satn;p are material constants and E is the local
electric eld. Due to the lack of experimental satn;p data, tting results of MC studies
[180] were used to model the electron mobility. For holes, the default values provided in
the Silvaco ATLAS software package were applied. Since here we are studying an unipolar
device, this will have a negligible inuence on the simulation result.
Figure 7.1: Semiconductor breakdown voltage as a function of the impurity
concentration (Literatures [182] and simulation results here).
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The simulated breakdown voltages for various free carrier concentrations are plotted
in Figure 7.1 as triangular marks. Simulations were based on a parallel-plane vertical
Schottky diode structure. The resulting relationship between blocking voltage (Vbr) and
impurity concentration (Nd) can be tted by an analytical expression as below:
Vbr = 5:16 1014N 0:752d (7.3)
Literature results for 3C-SiC, Si as well 4H-SiC [182] have also been included in Figure
7.1 (solid lines) for comparison purpose. According to Equation 7.3, for 600 V blocking
voltage, the 3C-SiC impurity concentration should be around 7:4  1015 cm-3, which is
however 1:3  1016 cm-3 according to [182]. In previous work, a 600 V vertical 3C-SiC
MOSFET was fabricated on free standing 3C-SiC wafers with low planar defects density
using a 5  1015 cm-3 doped epilayer [183], and more recently 7  1015 cm-3 [162], which
is in better agreement with results in this work.
7.1.2 Device structure design
The 2D structure view of the proposed 3C-SiC on Si lateral structure is shown in Figure
7.2. The lightly doped n-type 3C-SiC epilayer on a 500 m (assuming a common com-
mercial 4-inch Si wafer) p-type Si substrate was used as the voltage blocking drift region.
3C-SiC epilayer surface was selectively highly doped (1  1019 cm-3) for ohmic contact
formation. The deposited eld oxide (SiO2) layer on the epilayer surface was not only
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aimed at minimising the surface recombination eects, but also will act as an insulation
layer for the eld plate feature. Windows were opened in the eld oxide layer for Ohmic
(cathode) and Schottky (anode) contacts metallisation. Nickel was used to form both
contacts, and a Schottky barrier height of 0.95 eV was assumed for the Schottky contact.
Both anode and cathode metallisation extended over the eld oxide layer, acting as eld
plates to reduce electric eld crowding at contact corners in reverse bias, protecting the
device from early breakdown [184]. In lateral structures particularly, the eld plate pro-
vides extra benets that higher blocking voltage than the usual \parallel plane" limit can
be achieved, which is similar to the super-junction designs for vertical devices. The Si
substrate for the 3C-SiC on Si diode was p-type doped to enable the RESURF eect. As
a comparison, a free standing 3C-SiC lateral diode with identical feature dimensions was
also modelled as shown in Figure 7.3. Field plate for the free standing diode was only
applied at the anode, since without the RESURF feature, there will be no electric eld
crowding around the cathode corner as will be shown later.
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Figure 7.2: 2D schematic structure of the designed 3C-SiC/Si lateral RESURF diode
(dimensions not to scale).
Figure 7.3: 2D schematic structure of the comparing purpose free standing 3C-SiC
lateral diode (dimensions not to scale).
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7.2 Simulation Results and Discussions
7.2.1 Free standing 3C-SiC lateral diode
Figure 7.4: Reverse breakdown voltage and forward current density (under 1.5 V bias)
of free standing 3C-SiC lateral diodes with and without eld plate.
Free standing 3C-SiC lateral diodes without eld plate terminations were modelled as
a reference. First of all, the eect of 3C-SiC epilayer thickness was studied. Epilayers
of xed n-type doping (3  1015 cm-3) with thickness ranging from 2 to 10 m were
looked into. It turned out that in contrary to a vertical design where thicker epilayers are
required for higher voltages; lateral diodes with a thicker epilayer yielded lower blocking
voltage as seen in Figure 7.4 (red line). Figure 7.5 demonstrates that in both 2 m and 10
m epilayer conditions the device reaches the 3C-SiC critical eld (2 MV/cm), but the
depletion region in the 2 m case is more uniform and closer to the ideal parallel-plane
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condition, thus less prone to early breakdown. With the epilayer thickness decreasing to
2 m, the blocking voltage 992 V is approaching the 1185 V limit (N = 3 1015 cm-3 in
Equation 7.3). The device forward current density (Figure 7.4 blue line) increases rapidly
with increasing epilayer thickness because of a larger conduction area. Now the higher
forward current demand conicts with higher reverse blocking ability, which can be solved
by adding the eld plate feature into the design.
Figure 7.5: Electric eld contour plot of 3C-SiC lateral diodes without eld plates
fabricated on free standing (a) 2 m and (b) 10 m epilayers at breakdown point.
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Field plate terminations proved to be eective in protecting contact corners from
electric eld crowding [185, 186] as shown in Figure 7.6. In this lateral design, it also
modies the epilayer depletion in reverse biased condition. The electric eld at the 3C-
SiC surface with and without eld plates are plotted in Figure 7.7. As can be seen, the
eld plate edge expands the depletion region further away from the anode contact edge,
greatly increasing the area under the curve, which represents the blocking voltage. With
this improvement, the device blocking ability is no longer limited by the parallel-plan
model (Equation 7.3) while its forward performance is also not compromised.
Figure 7.6: Electric eld contour of free standing 3C-SiC lateral diode at breakdown
point with anode eld plate (Nd = 3 1015 cm-3, Tep = 4 m, Tox = 1 m and Lfp = 6
m).
To optimize the eld plate design, inuences of the SiO2 thickness and eld plate
length were studied. Figure 7.8 shows that the highest blocking voltage is obtained with
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Figure 7.7: Surface eld plot of free standing 3C-SiC lateral diode at breakdown point
with and without an anode eld plate (Nd = 3 1015 cm-3, Tep = 4 m, Tox = 1 m and
Lfp = 6 m).
Figure 7.8: Oxide thickness eects on the breakdown voltage of free standing lateral
device with eld plate.
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a 1.6 m thick SiO2 layer. Considering the diculty in fabricating eld plates on such
thick layer, a lower value (1 m) was chosen, which is still thick enough to prevent itself
from breaking down before 3C-SiC (Figure 7.6). The breakdown voltage increases with
eld plate length and saturates at 4 m as seen in Figure 7.9. The free standing lateral
diode with parameters specied in Figure 7.6 and 7.7 demonstrates a breakdown voltage
of 1580 V and the forward current density is 16 A/cm2 at a anode bias of 1.5V.
Figure 7.9: Field plate length eects on device breakdown voltage of lateral free
standing and RESURF diodes.
7.2.2 3C-SiC on Si lateral RESURF diode
To directly compare with the reference free standing diode, the RESURF diode was formed
by simply adding an extra 500 m p-type Si substrate (see Figure 7.2). The substrate
was shorted with the anode to prevent its potential from oating. The inuence of the
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Figure 7.10: RESURF diode electric eld contour at breakdown point with eld plate
for anode only.
Figure 7.11: RESURF diode electric eld contour at breakdown point with eld plate
for both anode and cathode.
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anode eld plate length is again illustrated in Figure 7.9. With the same epilayer (4
m) and oxide thickness (1 m), now device breakdown voltage saturates after eld plate
length reaches 6 m instead of 4 m. This change comes from the extra depletion region
formed under the cathode as seen in Figure 7.10, which is induced by the reverse biased
PN junction between the cathode and the substrate. Consequently eld plate was added
to protect the cathode corner from eld crowding as shown in Figure 7.11. Although the
electric eld at the corner is eectively reduced (see Figure 7.12), the device breakdown
voltage is not greatly inuenced by the cathode eld plate length, and it reaches the peak
value when cathode eld plate is 4 m long, as shown by the blue line in Figure 7.9. Due
to the vertical depletion under the cathode, the diode reverse blocking ability is limited
by the 4 m epilayer thickness. With the same impurity concentration (3 1015 cm-3) for
the drift region as the free standing diode and p-type Si substrate 1  1015 cm-3 doped,
the RESURF diode achieves maximum only 800 V, even with the help of both anode and
eld plates. However, for a RESURF device design, the optimum doping level for the
drift region is not necessarily the lowest one.
7.2.3 Optimisation of the n-type 3C-SiC epilayer doping for the
3C-SiC/Si RESURF diode
To nd out the optimum charge for the epilayer, the p-type Si substrate doping is xed
as 1 1015 cm-3, and breakdown simulations were carried out for the devices with various
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Figure 7.12: Surface electric eld plot of the RESURF diodes at breakdown point with
anode eld plate only and with both anode & cathode eld plates.
Figure 7.13: 3C-SiC epilayer doping inuences on breakdown voltages of free standing &
RESURF diodes (both 4  epilayer).
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3C-SiC epilayer doping levels. In all cases, epilayer thickness was 4 m and eld plates
were applied to both anode (4 m) and cathode (6 m). As seen in Figure 7.13, the
breakdown voltage increases gradually with the epilayer doping at rst but once reaching
the peak point, drops rapidly. This suggests that a lower doping than the optimum value
should be used in actual fabrication because of the diculty in controlling epilayer doping
during the growth process. The optimum doping for the RESURF diode in this condition
is found to be around 1 1016 cm-3, where the device breakdown voltage reaches 1600 V.
The 1200 V target can be achieved within the window between 71015 cm-3 and 1:11016
cm-3.
For comparison purposes, the reverse blocking performance for a 4 m thick epilayer
free standing diode with the same doping range was also investigated and the results are
plotted against the RESURF device in Figure 7.13. It is found that in the 1200-1700 V
range, the RESURF diode allows for a relative more highly doped (0:7  1:1 1016 cm-3)
epilayer compared with free standing diode (< 5 1015 cm-3). Higher doping level in the
epilayer means less resistive devices. The leakage current density of the RESURF diodes
remains below 1 mA/cm2 as seen in Figure 7.14, much higher than the free standing device
(<10 nA/cm2 in all cases) due to the strained 3C-SiC/Si hetero-junction (see Figure 7.10)
in reverse bias. Also, it can be seen that the higher epilayer doping leads to a more abrupt
breakdown curve, which conrms the high leakage current is due to the depletion in the
3C-SiC epilayer.
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Figure 7.14: 3C-SiC epilayer doping inuences on reverse current density-voltage (J-V)
performance of RESURF diodes.
7.2.4 Optimisation of the p-type Si substrate doping for the
3C-SiC/Si RESURF diode
The Si substrate doping inuences the device performance in a way that it hardly changes
the peak breakdown voltage magnitude but shifts the optimum epilayer doping. Still 4
m 3C-SiC epilayer, the 1 1015 cm-3 doped substrate (red line) shifts the peak voltage
position to a higher drift region doping compared with the 5  1014 cm-3 (black line) as
seen in Figure 7.15, which means lower resistance device. Further increasing the substrate
doping to 5  1015 cm-3 (blue line) results in a dramatic drop of the device breakdown
voltage, although the peak position again shifts to the higher drift doping region. This
is due to the fact that when the substrate doping is high, in reverse bias the depletion at
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the substrate/epilayer PN junction goes more into the epilayer, and if the epilayer is not
thick enough to prevent the punch through, the early breakdown happens.
Figure 7.15: RESURF diodes breakdown voltage for various substrate doping and
epilayer thickness values.
Figure 7.16 proves that increasing the epilayer thickness to 15 m brings the peak
value back to near 1600 V, but also shifts the peak to a lower epilayer doping postion,
namely higher device resistance, even considering the increased conduction area due to
thicker epilayer. On the other hand, when the epilayer is thick enough to prevent the
punch through from taking place, making it even thicker will not simply result in higher
blocking voltage. As seen in Figure 7.15, with 11015 cm-3 doped Si substrate, increasing
the epilayer thickness from 4 m (red) to 10 m (dark blue) has a minimal impact on the
peak breakdown voltage, but it greatly reduces the optimum drift region doping value.
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Thus, a thicker epilayer in this RESURF diode design is not benecial for achieving
better performance. When the epilayer thickness and doping levels are determined, a
small variation (20%) in the substrate doping does not have a great inuence on the
nal device blocking performance as seen in Figure 7.17.
Figure 7.16: RESURF diode breakdown voltage for various epilayer thickness with
p-type Si substrate doping of 5 1015 cm-3.
A comparison of the 1600 V free standing diode and RESURF diode is summarised
in Table 7.3, which demonstrates that the RESURF diode can achieve the same level
blocking voltage as free standing diode with almost 3 times lower resistance.
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Figure 7.17: The inuence of small variations in the substrate doping on the RESURF
diode breakdown voltage.
Table 7.3: Parameters comparison between free standing and RESURF diode.
Design Parameters Free standing diode RESURF diode
Passivation oxide thickness (m) 1 1
Anode eld plate length (m) 6 6
Cathode eld plate length (m) NA 4
3C-SiC epilayer thickness (m) 4 4
3C-SiC epilayer doping (cm-3) 3 1015 (n-type) 1 1016 (n-type)
Si substrate thickness (m) NA 500
Si substrate doping (cm-3) NA 1 1015 (p-type)
Breakdown voltage (V) 1580 1600
Leakage current density (A/cm2) 4 10 9 4 10 4
Forward current density 18 52
at Anode bias of 1.5 V (A/cm2)
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7.2.5 Study of surface charge, interface charge and bulk trap
eects on the RESURF diode performance
Up to now, the simulation results had been based on ideal materials and fabrication
processes which do not include any intrinsic (bulk traps, heter-juntion defects) or extrinsic
(surface charge) defects. This section looks into how these traps and charges may degrade
the device performance. A range of positive xed charge density was added to the 3C-
SiC/SiO2 interface. Figure 7.18 shows that the surface charge has a bigger inuence on the
cathode than the anode. The extra charge accelerates the depletion at the PN junction,
leading to early device breakdown. Signicant blocking capability degradation happens
when the surface charge density reaches 1 1011 cm-2 as seen in Figure 7.19.
Figure 7.18: Potential contour graph of the RESURF diode with surface charge density
of 0, 1 1011 and 5 1011 cm-2 (from left to right).
When applying xed charges to the 3C-SiC/Si interface, very similar potential contour
graphs (see Figure 7.20) are observed. The threshold after which device blocking ability
rapidly degrades is also around 1 1011 cm-2 as seen in Figure 7.21.
In terms of the bulk defects, rstly the total bulk trap density eects were studied
by assuming a constant bulk trap density throughout the band gap. It turned out that
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Figure 7.19: Surface charge eects on device blocking ability.
Figure 7.20: Potential contour plot of the RESURF diode with interface charge density
of 0, 1 1011 and 5 1011 cm-2 (from left to right).
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Figure 7.21: 3C-SiC/Si interface charge density eects on device blocking ability.
Figure 7.22: The eects of bulk trap total density on device breakdown voltage.
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the device blocking ability degrades signicantly after the total bulk trap density exceeds
1 1014 cm-3 as shown in Figure 7.22. The way that the bulk traps are distributed in the
band gap turned out to have little inuence.
Figure 7.23 demonstrates 4 Gaussian distributions of bulk traps in the band gap with
the same total density of 1:11014 cm-3. The peak position was xed to 0.4 eV away from
the conduction band edge. As can be seen from the inset graph, the device breakdown
voltages are close in all 4 conditions. The trap density peak position was then shifted
along the band gap with the total trap density still xed. Figure 7.24 shows that the peak
position has little inuence on the device blocking ability, either.
Figure 7.23: Eects of the bulk trap density distribution on the RESURF device
blocking ability.
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Figure 7.24: Eects of the bulk trap peak position on the RESURF device blocking
ability.
7.3 Summary
In this chapter we introduced a novel RESURF device design based on on 3C-SiC/Si
wafers. Physical models were built upon literature results and validated with recent
fabrication reports on high quality 3C-SiC materials. It has been shown that by applying
the RESURF and eld plate features, the proposed structure achieves blocking voltage
beyond 1200 V without a thick 3C-SiC epilayer. Comparing with a conventional lateral
device structure, almost 3 times lower on-resistance can be obtained for the same feature
dimensions. This innovative design can be utilised for lateral devices design targeting
medium voltage range with relative low current handling ability, such as power ICs and
smart power devices.
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Chapter
8 Conclusions and Future Work
Coming to this last part of the thesis, the overall conclusions are made for the study
conducted in previous chapters. The most signicant highlights from the research are
summarized below, after which several directions for potential future work are outlined,
targeting at further pushing forward the 3C-SiC device technology.
8.1 Conclusions
The general idea of this research was to explore the potential and capability of fabricating
power MOSFETs on 3C-SiC/Si wafers. The biggest motivation behind this is the pos-
sibility of growing 3C-SiC layers directly on large area commercial Si wafers, which can
substantially reduce the cost of WBG devices. The 2.4 eV band gap of 3C-SiC makes it
more suitable and competitive in medium voltage (600 V to 1700 V) applications among
all polytypes. Due to the lack of commercial 3C-SiC wafers until recently, the study on 3C-
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SiC devices fabrication is quite limited. As such, a lot of eorts in this research are put
into some fundamental processing, including implantation, activation, Ohmic contacts,
and MOS interface fabrication on 3C-SiC/Si wafers.
In all devices fabrications, selective doping of semiconductor surface is a necessary step.
And for SiC MOSFET manufacturing, high concentration nitrogen is the most common
dopant for source and drain regions. In Chapter 3, a thorough study was conducted to
investigate the eects of implantation doses, surface preparations, and post implantation
annealing conditions on the resultant nitrogen implanted 3C-SiC lm electrical properties.
The general trends observed are similar to 4H-SiC such as: activation rate increases with
annealing temperature and duration, decreases with initial dose levels. Due to a relative
smaller band gap compared with other WBG materials, the activation energy of donors
in 3C-SiC is quite low that 15 meV was observed for a 1:51019 cm-3 doped sample. At a
61020 cm-3 level, the activation energy becomes zero and the implanted 3C-SiC lm was
degenerated, making it easier for Ohmic contact fabrication. A more interesting discovery
is that, unlike other WBG semiconductor which are almost always partially ionized at
room temperature, nitrogen carriers in 3C-SiC are readily fully ionized at 150 K. This
means Ohmic contact obtained on 3C-SiC is free from the eects of more carriers being
thermally ionized at elevated temperatures.
The on-resistance of a power device determines its conduction losses in operation,
namely has a great impact on the device eciency and needs to be minimised. In Chap-
ter 4, a comprehensive investigation was undertaken to characterise the fabricated Ohmic
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contacts, physical and electrical. A Ti/Ni bilayer stack was used to form Ohmic contacts
on previous nitrogen implanted & activated 3C-SiC lms. From the I-V characterises ob-
tained at elevated temperatures, it is found that the fabricated Ti/Ni Ohmic contacts are
thermal stable yet the surface doping levels suggests the interface carrier transportation
should not be dominated by eld emission. Looking back into literatures, this unique
feature is explained by the Schottky barrier height elimination at the metal/3C-SiC in-
terface, which is further attributed to the relative low anity level of 3C-SiC among
WBG semiconductors. It is worth mentioning that as-deposited Ti/Ni Ohmic contact
was obtained with low contact resistivity around 2 10 5 
.cm2. This reduces the ther-
mal budget of 3C-SiC device fabrications and opens new doors to the application of SiC
transistors with other low temperature technologies, including high k dielectrics atomic
layer deposited (e.g. Al2O3 or HFO2) with relative low temperature of growth, ferroelec-
tric polymers a classical example being polyvinylidene uoride, organic semiconductors
such as polythiophenes that can become conducting owing to their conjugated -orbitals,
fullerenes or carbon nanotubes, organic trihalide perovskites, and classic heterojunction
or wafer bonded devices. On the other hand, even lower c approaching 1  10 6 
.cm2
was achieved by performing a post metallisation annealing at 1000C for 1 min after the
contact deposition.
The most critical feature for a MOSFET is the MOS interface, particularly for low and
medium voltage devices whose total on-resistance is dominated by the channel region. To
establish an optimising oxidation recipe for 3C-SiC in Warwick clean room, both lateral
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MOS capacitors and lateral MOSFETs were fabricated on 3C-SiC(001)/Si wafers and the
results were analysed in Chapter 5 and 6. Various tools were used to characterise the
MOS capacitors and it is found that both high-low and conductance methods give similar
Dit values, while for 4H-SiC the latter usually yields a higher value. This is due to a more
uniform surface potential at the 3C-SiC MOS interface, which however can be deteriorated
by the N2O passivation process which also reduced the overall interface trap density. It is
also observed that there are very fast traps at the 3C-SiC/SiO2 interface, which, however,
cannot be quantied by conventional C-V methods even going up to 2 MHz. After a quick
study using MOS capacitors, long channel lateral MOSFETs were fabricated using various
combinations of oxidation conditions to directly evaluate the channel eld-eect mobility.
O2 dry oxidised MOSFETs readily have a relative high mobility around 70 cm
2/V.s while
a N2O POA further increases it to 90 cm
2/V.s. However, almost all devices are normally-
on due to the inherent positive charges at the 3C-SiC MOS interface and the counter
doping eect of N2O passivation shifts Vth even more into negative. High temperature
hydrogenation process was studied by performing gate oxidation in wet atmosphere. This,
however, did not lead to normally-o devices even with a compromised mobility value of 60
cm2/V.s due to extra negative charges created at the interface. Since a clear relationship
was observed between a higher leakage current and more negative threshold voltage, it
can be concluded that Vth of these devices is mostly determined by the defect density
level of the 3C-SiC eplayer region on which oxide was grown upon, rather than any other
processing techniques. The gate oxidation recipe is optimised as a combined 30 mins O2
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dry oxidation followed by a 90 mins N2O POA, both at 1300
C, which yields the best
conducting performance (FE  90 cm2/V.s) as well as highest SiO2 critical strength (8
MV/cm).
Finally, all the techniques developed in previous chapters for individual features are
put into fabricating LDMOSFETs on 3C-SiC(001)/Si wafers. The 3C-SiC/Si devices pro-
cessed with the optimised recipe demonstrates one magnitude higher forward conducting
current density than a reference 4H-SiC as well as good scaling ability that 4 mm long
devices have almost 4 times higher current than the 1 mm device. Unfortunately, due
to the limiting current handling ability of lateral structures, the 3C-SiC/Si LDMOSFET
devices only have a current density around 1.37 A/cm2 (Vds=5 V, Vgs=-5 V), which is
clearly not acceptable for power devices design, not to mention the high leakage current
in the channel region even in o-state. It seems that 3C-SiC power devices will only be
plausible on free standing 3C-SiC wafers where vertical structures can be fabricated, and
the leakage current may also no longer an issue since homoepitaxy 3C-SiC layers are with
much better quality. However, it should be emphasised that the fabrication techniques
and physics founding developed in work are still valuable and can be directly used even
if switching to a vertical structure.
As an independent study, Chapter 7 covers the design and modelling of a novel lat-
eral RESURF structure for 3C-SiC/Si devices targeting at high voltage but low current
applications. Device being able to block 1600 V and with a forward current density of
52 A/cm2 at 1.5 V bias is demonstrated. This novel design demonstrates 3 times lower
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on-resistance than a conventional lateral structure and is suitable for power ICs and smart
power devices design, which are alternative applications for 3C-SiC apart from being used
as power switches.
8.2 Future Work
The biggest obstacle encountered in this work has been the uncertainties about the quality
of 3C-SiC(001) epilayer grown on Si substrates. While most of the processing steps are
not much aected, some surely can be further optimised if epilayer grown on free standing
3C-SiC substrates can be used.
First of all, the trials made in this work to fabricate normally-o 3C-SiC/Si MOS-
FETs had been unsuccessful, not due to processing limitations, but because the epilayer
defect density overwrites other parameters eects. If much higher quality material is to
be available, a more systematically study can be made on the eects of introducing hy-
drogenation process such as wet oxidation or forming gas annealing. Making normally-o
devices will make 3C-SiC technology much more friendly in practical applications.
Another thing worth to be looking into is to reduce the channel region doping level
for MOSFET fabrications. Here the post implantation annealing temperature is limited
by the melting point of Si substrate 1412C, thus a high doping level of 1  1018 cm-3
was applied for the p-body region implantation to compensate the low activation rate of
a relative low annealing temperature (1375C). Free standing 3C-SiC wafer is free from
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this concern and typical p-type dopant activation temperature (1600C to 1700C) for
SiC then can be applied, which means a lower initial doping level such as 1  1017 cm-3
is possible. This will reduce the Coulomb scattering at the MOS interface, helping to
achieve higher channel mobility.
Also, all electrical characterisations performed in this work are static since the devices
have no blocking ability with the observed leakage current level. This is quite a shame
since as shown in the Table 2.1, 3C-SiC has the highest saturation drift velocity among
all polytypes. The switching losses of a power devices decreases with switching frequency,
thus a comparison between Si, 4H-SiC and 3C-SiC would be useful in evaluating the
3C-SiC devices overall performance.
In the end, for the lateral RESURF structure demonstrated in Chapter 7, all modelling
activities had been limited to 2D simulations due to the capacity of the simulator. It has
been demonstrated on Si that by using a 3D RESURF structure of segmented n-p drift
regions [187], the device specic on-resistance can be further reduced that approaching
vertical designs. It will be very interesting to see the result of implementing this 3D
RESURF feature on 3C-SiC/Si structures.
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